nor logic gate
Recently Published Documents


TOTAL DOCUMENTS

21
(FIVE YEARS 5)

H-INDEX

7
(FIVE YEARS 0)

Author(s):  
Balakrishna Eppili

Abstract: There are various basic gates like NAND, NOR gates which are extensively used in the designing of the more complex circuits with use higher number of transistors such as MUXs, ADCs and any other circuits. In this paper, we have carried out the modelling of NOR gate at 130 nm technology, yet maintaining comparable performance than conventional CMOS NOR gate logic structure. The modelling includes schematics design and PCB layout design run of the above gates. Also, the simulation results of the gates are obtained at the same node with start time, step time, stop time, rise time, fall time and delay and power dissipation. In this all process have been carried out of a CMOS based NOR Logic Gate using Open-Source Software eSim. Keywords: Simulation, PCB, NOR, CMOS, eSim


2021 ◽  
Author(s):  
Lokesh B ◽  
Sai Pavan kumar K ◽  
Pown M ◽  
Lakshmi B

Abstract This work explores homo and hetero-junction Tunnel field-effect transistor (TFET) based NAND and NOR logic circuits using 30 nm technology and compares their performance in terms of power consumption and propagation delay. By implementing homo-junction TFET based NAND and NOR logic circuits, it has been observed that NAND consumes less power than NOR gate, since current drawn by PTFET in pull-up network of NOR gate is higher. The delay of homo-junction TFET based NOR logic gate is lesser than that of NAND gate due to its reduced internal capacitances. To meet the enhanced performance of both NAND and NOR logic circuits, shorted and independent double gate hetero-junction (GaSb-InAs) TFETs are designed and implemented. In order to reduce both power consumption and delay further, Pseudo-derived logic is implemented in NAND and NOR logic circuits for the first time. Hetero-junction TFET based NAND with Pseudo-derived logic circuit shows lesser propagation delay of 103 times and reduction in power consumption by 0.75 times compared to hetero-junction NAND logic circuit. Hetero-junction TFET based NOR with Pseudo-derived logic shows that the reduction in power consumption is of 103 times and less propagation delay than that of hetero-junction NOR logic circuit


2020 ◽  
Vol E103.C (10) ◽  
pp. 547-549
Author(s):  
Yoshinao MIZUGAKI ◽  
Koki YAMAZAKI ◽  
Hiroshi SHIMADA

2016 ◽  
Vol 45 (41) ◽  
pp. 16404-16412 ◽  
Author(s):  
Mandeep K. Chahal ◽  
Muniappan Sankar

β-Substituted porphyrins were developed as a quantitatively operating “lab-on-a-molecule” for the detection of F−and CN−ions, by switching between porphyrin, porphodimethene and porphyrinogen along with distinct solution colour changes and reversibility.


Optik ◽  
2014 ◽  
Vol 125 (15) ◽  
pp. 4023-4029 ◽  
Author(s):  
T. Nurmohammadi ◽  
K. Abbasian ◽  
M.J. As’adi ◽  
D. Jafari

Author(s):  
Miguel Cabezón ◽  
Asier Villafranca ◽  
David Izquierdo ◽  
Juan J. Martínez ◽  
Ignacio Garcés

2011 ◽  
Vol 83 (15) ◽  
Author(s):  
W.-H. Soe ◽  
C. Manzano ◽  
A. De Sarkar ◽  
F. Ample ◽  
N. Chandrasekhar ◽  
...  

Sign in / Sign up

Export Citation Format

Share Document