A simulation-based analysis of effect of interface trap charges on dc and analog/HF performances of dielectric pocket SOI-Tunnel FET
2017 ◽
Vol 17
(1)
◽
pp. 245-252
◽
2019 ◽
Vol 102
◽
pp. 1-8
◽
2017 ◽
Vol 64
(4)
◽
pp. 1482-1488
◽
Keyword(s):