3D-carrier Profiling and Parasitic Resistance Analysis in Vertically Stacked Gate-All-Around Si Nanowire CMOS Transistors

2019 ◽  
Author(s):  
P. Eyben ◽  
J. Machillot ◽  
M. Kim ◽  
T. Miyashita ◽  
N. Yoshida ◽  
...  
Keyword(s):  
Si Nanowire ◽  
Resistance Analysis ◽  
Cmos Transistors ◽  
Parasitic Resistance

TID Effects in Highly Scaled Gate-All-Around Si Nanowire CMOS Transistors Irradiated to Ultra-High Doses

2022 ◽  
pp. 1-1
Author(s):  
Stefano Bonaldo ◽  
Mariia Gorchichko ◽  
En Xia Zhang ◽  
Teng Ma ◽  
Serena Mattiazzo ◽  
...  
Keyword(s):  
Si Nanowire ◽  
Cmos Transistors ◽  
High Doses

Si Nanowire CMOS Transistors and Circuits by Top-Down Technology Approach

2019 ◽  
Vol 13 (1) ◽  
pp. 201-211 ◽  
Author(s):  
Narayanan Balasubramanian ◽  
Navab Singh ◽  
Subhash C. Rustogi ◽  
Kavitha D. Buddharaju ◽  
J Fu ◽  
...  
Keyword(s):  
Top Down ◽  
Si Nanowire ◽  
Cmos Transistors

Total-Ionizing-Dose Response of Highly-Scaled Gate-All-Around Si Nanowire CMOS Transistors

2021 ◽  
pp. 1-1
Author(s):  
Mariia Gorchichko ◽  
En Xia Zhang ◽  
Pan Wang ◽  
Stefano Bonaldo ◽  
Ronald D. Schrimpf ◽  
...  
Keyword(s):  
Dose Response ◽  
Total Ionizing Dose ◽  
Si Nanowire ◽  
Cmos Transistors
Sign in / Sign up

Export Citation Format

Share Document