ScienceGate
Advanced Search
Author Search
Journal Finder
Blog
Sign in / Sign up
ScienceGate
Search
Author Search
Journal Finder
Blog
Sign in / Sign up
Fully depleted CMOS/SOI device design guidelines for low power applications
Proceedings of 1997 International Symposium on Low Power Electronics and Design
◽
10.1109/lpe.1997.621303
◽
2002
◽
Author(s):
S.R. Banna
◽
P.C.H. Chan
◽
M. Chan
◽
S.K.H. Fung
◽
P.K. Ko
Keyword(s):
Low Power
◽
Design Guidelines
◽
Device Design
◽
Fully Depleted
Download Full-text
Related Documents
Cited By
References
Fully depleted CMOS/SOI device design guidelines for low-power applications
IEEE Transactions on Electron Devices
◽
10.1109/16.753710
◽
1999
◽
Vol 46
(4)
◽
pp. 754-761
◽
Cited By ~ 8
Author(s):
S.R. Banna
◽
P.C.H. Chan
◽
M. Chan
◽
S.K.H. Fung
◽
P.K. Ko
Keyword(s):
Low Power
◽
Design Guidelines
◽
Device Design
◽
Fully Depleted
Download Full-text
Fully depleted CMOS/SOI device design guidelines for low power applications
Proceedings of 1997 International Symposium on Low Power Electronics and Design
◽
10.1145/263272.263361
◽
1997
◽
Cited By ~ 1
Author(s):
Srinivasa R. Banna
◽
Philip C. H. Chan
◽
Mansun Chan
◽
Samuel K. H. Fung
◽
Ping K. Ko
Keyword(s):
Low Power
◽
Design Guidelines
◽
Device Design
◽
Fully Depleted
Download Full-text
Low-power device design of fully-depleted SOI MOSFETs
International Semiconductor Device Research Symposium, 2003
◽
10.1109/isdrs.2003.1272148
◽
2004
◽
Cited By ~ 2
Author(s):
T. Hiramoto
◽
T. Nagumo
◽
T. Ohtou
Keyword(s):
Low Power
◽
Power Device
◽
Device Design
◽
Fully Depleted
Download Full-text
Double-gate fully-depleted SOI transistors for low-power high-performance nano-scale circuit design
ISLPED'01: Proceedings of the 2001 International Symposium on Low Power Electronics and Design (IEEE Cat. No.01TH8581)
◽
10.1145/383082.383136
◽
2001
◽
Cited By ~ 7
Author(s):
Rongtian Zhang
◽
Kaushik Roy
◽
David Janes
Keyword(s):
Low Power
◽
Circuit Design
◽
High Performance
◽
Double Gate
◽
Fully Depleted
◽
Nano Scale
Download Full-text
Modified Ion Implantation Based New Subthreshold Device Design & Threshold Voltage Modelling for Ultra Low Power Applications
International Journal of Electronics and Device Physics
◽
10.35840/2631-5041/1703
◽
2018
◽
Vol 2
(1)
◽
Author(s):
Hossain Munem
◽
Chowdhury Masud H
Keyword(s):
Ion Implantation
◽
Low Power
◽
Threshold Voltage
◽
Device Design
◽
Ultra Low Power
Download Full-text
Device Design of Direct Tunneling Memory (DTM) Using Technology Computer Aided Design (TCAD) for Low-Power RAM Applications
Japanese Journal of Applied Physics
◽
10.1143/jjap.44.2137
◽
2005
◽
Vol 44
(4B)
◽
pp. 2137-2141
Author(s):
Hiroko Tashiro
◽
Kouji Tsunoda
◽
Akira Sato
◽
Toshiro Nakanishi
◽
Hitoshi Tanaka
Keyword(s):
Low Power
◽
Computer Aided Design
◽
Device Design
◽
Direct Tunneling
◽
Computer Aided
◽
Aided Design
Download Full-text
Deep sub-micron ultra-low power CMOS device design and optimization
The Fourth International Workshop on Junction Technology, 2004. IWJT '04.
◽
10.1109/iwjt.2004.1306872
◽
2004
◽
Author(s):
Xinfu Liu
◽
K.Y. Wu
◽
Jianghua Ju
◽
Hokmin Ho
◽
Xing Yu
◽
...
Keyword(s):
Low Power
◽
Device Design
◽
Ultra Low Power
◽
Design And Optimization
◽
Low Power Cmos
Download Full-text
Planar fully depleted SOI technology: The convergence of high performance and low power towards multimedia mobile applications
2012 IEEE Faible Tension Faible Consommation
◽
10.1109/ftfc.2012.6231742
◽
2012
◽
Cited By ~ 13
Author(s):
Bertrand Pelloux-Prayer
◽
Milovan Blagojevic
◽
Olivier Thomas
◽
Amara Amara
◽
Andrei Vladimirescu
◽
...
Keyword(s):
Low Power
◽
Mobile Applications
◽
High Performance
◽
Fully Depleted
◽
Soi Technology
Download Full-text
Usability issues in the operating room – Towards contextual design guidelines for medical device design
Applied Ergonomics
◽
10.1016/j.apergo.2020.103221
◽
2021
◽
Vol 90
◽
pp. 103221
Author(s):
Antti Surma-aho
◽
Katja Hölttä-Otto
◽
Kaisa Nelskylä
◽
Nina C. Lindfors
Keyword(s):
Operating Room
◽
Medical Device
◽
Design Guidelines
◽
Device Design
◽
Medical Device Design
◽
Contextual Design
Download Full-text
A low power four transistor Schmitt Trigger for asymmetric double gate fully depleted SOI devices
2003 IEEE International Conference on Robotics and Automation (Cat No 03CH37422) SOI-03)
◽
10.1109/soi.2003.1242882
◽
2003
◽
Cited By ~ 18
Author(s):
Cakici
◽
Bansal
◽
Roy
Keyword(s):
Low Power
◽
Schmitt Trigger
◽
Double Gate
◽
Fully Depleted
◽
Soi Devices
Download Full-text
Sign in / Sign up
Close
Export Citation Format
Close
Share Document
Close