Investigation of Forming, SET, and Data Retention of Conductive-Bridge Random-Access Memory for Stack Optimization

2015 ◽  
Vol 62 (11) ◽  
pp. 3482-3489 ◽  
Author(s):  
Jeremy Guy ◽  
Gabriel Molas ◽  
Philippe Blaise ◽  
Mathieu Bernard ◽  
Anne Roule ◽  
...  
2015 ◽  
Vol 106 (15) ◽  
pp. 159901
Author(s):  
Meiyun Zhang ◽  
Shibing Long ◽  
Guoming Wang ◽  
Xiaoxin Xu ◽  
Yang Li ◽  
...  

2015 ◽  
Vol 36 (2) ◽  
pp. 129-131 ◽  
Author(s):  
Xiaoxin Xu ◽  
Hangbing Lv ◽  
Hongtao Liu ◽  
Tiancheng Gong ◽  
Guoming Wang ◽  
...  

2020 ◽  
Vol 1 ◽  
pp. 163-169
Author(s):  
Hyangwoo Kim ◽  
Hyeonsu Cho ◽  
Byoung Don Kong ◽  
Jin-Woo Kim ◽  
Meyya Meyyappan ◽  
...  

2021 ◽  
Author(s):  
Hyangwoo Kim ◽  
Hyeonsu Cho ◽  
Hyeon-Tak Kwak ◽  
Myunghae Seo ◽  
Seungho Lee ◽  
...  

Abstract Three-terminal (3-T) thyristor random-access memory is explored for a next generation high-density nanoscale vertical cross-point array. The effects of standby voltages on the device are thoroughly investigated in terms of gate-cathode voltage (VGC,ST) and anode- cathode voltage (VAC,ST) in the standby state for superior data retention characteristics and low-power operation. The device with the optimized VGC,ST of -0.4 V and VAC,ST of 0.6 V shows the continuous data retention capability without refresh operation with a low standby current of 1.14 pA. In addition, a memory array operation scheme of 3-T TRAM is proposed to address array disturbance issues. The presented array operation scheme can efficiently minimize program, erase and read disturbances on unselected cells by adjusting gate-cathode voltage. The standby voltage turns out to be beneficial to improve retention characteristics: over 10 s. With the proposed memory array operation, 3-T TRAM can provide excellent data retention characteristics and high-density memory configurations comparable with or surpass conventional dynamic random-access memory (DRAM) technology.


Sign in / Sign up

Export Citation Format

Share Document