Quantitative Characterization of Interface Traps in Ferroelectric/Dielectric Stack Using Conductance Method

2020 ◽  
Vol 67 (12) ◽  
pp. 5315-5321
Author(s):  
Yiming Qu ◽  
Junkang Li ◽  
Mengwei Si ◽  
Xiao Lyu ◽  
Peide D. Ye
1999 ◽  
Vol 85 (11) ◽  
pp. 7814-7818 ◽  
Author(s):  
M. Koh ◽  
I. Ohdomari ◽  
K. Igarashi ◽  
T. Matsukawa ◽  
S. Sawara

2010 ◽  
Vol 645-648 ◽  
pp. 463-468 ◽  
Author(s):  
Michael Krieger ◽  
Svetlana Beljakowa ◽  
Bernd Zippelius ◽  
Valeri V. Afanas'ev ◽  
Anton J. Bauer ◽  
...  

Two electrical measurement techniques are frequently employed for the characteri- zation of traps at the SiO2/SiC interface: the thermal dielectric relaxation current (TDRC) and the conductance method (CM). When plotting Dit as a function of the energy position Eit in the bandgap both techniques reveal comparable results for deep interface traps (EC􀀀Eit > 0:3 eV). For shallower traps, CM always shows a strong increase of Dit which originates from near interface traps (NIT). TDRC provides a contradictory result, namely a slight decrease of Dit. In this paper, we show that the position of NITs in the oxide close to the interface is responsible for the invisibility of these traps in TDRC spectra. We further show that NITs become detectable by the TDRC method by using a discharging voltage Vdis close to the accumulation regime. However, due to the Shockley-Ramo-Theorem the contribution of NITs to the Dit in TDRC spectra is strongly suppressed and can be increased by using thin oxides.


2021 ◽  
Vol 68 (3) ◽  
pp. 1214-1220
Author(s):  
Junkang Li ◽  
Mengwei Si ◽  
Yiming Qu ◽  
Xiao Lyu ◽  
Peide D. Ye

Sign in / Sign up

Export Citation Format

Share Document