Impact of Patterned Layers on Temperature Non-Uniformity during Rapid Thermal Processing for VLSI-Applications
ABSTRACTThe influence of patterned oxide layers on temperature non-uniformity during RTP is studied. It is shown that large temperature non-uniformities (up to 80 °C) can occur during RTP as a consequence of large scale patterns of thick oxides. The dependence of oxide thickness and pattern geometry on temperature non-uniformity over a wafer is studied. A set of simulation programs is developed to calculate the optical characteristics of a wafer inside a chamber and to calculate the time dependent temperature non-uniformities on patterned wafers. The calculated results agree very well with the experimental results. The simulation program was used to define the optimal optical conditions for RTP systems for minimal temperature non-uniformity due to patterned overlayers on Si.