scholarly journals Research of one-dimensional discrete chaotic system constructed by the hybrid circuits of single-electron transistor and metal oxide semiconductor

2012 ◽  
Vol 61 (8) ◽  
pp. 080503
Author(s):  
Feng Chao-Wen ◽  
Cai Li ◽  
Yang Xiao-Kuo ◽  
Kang Qiang ◽  
Peng Wei-Dong ◽  
...  
2011 ◽  
Vol 110-116 ◽  
pp. 5085-5089
Author(s):  
Khadijeh Feizi ◽  
Ali Shahhoseini

Adder is one of the important arithmetic units in computers. In this paper, we investigate the implementation of quaternary half adder based on multiple-valued (MV) logic gates using single electron transistor (SET) and metal-oxide-semiconductor (MOS) transistor. We use hybrid SETMOS universal literal gate which has been proposed by Mahapatra and Ionesco. We apply two 4-radix inputs to the proposed quaternary half adder and obtain sum and carry outputs. The logic operation of the proposed quaternary half adder is verified by using HSPICE simulator. Moreover we compare the performance of our proposed quaternary half adder with the performance of a quaternary half adder based on MOS technology.


2006 ◽  
Vol 89 (7) ◽  
pp. 073106 ◽  
Author(s):  
G. M. Jones ◽  
B. H. Hu ◽  
C. H. Yang ◽  
M. J. Yang ◽  
Russell Hajdaj ◽  
...  

Sign in / Sign up

Export Citation Format

Share Document