A power supply noise cancellation scheme for a 2.24-GHz 6-bit current-steering DAC

Author(s):  
Kei Shiraishi ◽  
Daisuke Kurose ◽  
Masanori Furuta ◽  
Tetsuro Itakura
Integration ◽  
2015 ◽  
Vol 50 ◽  
pp. 127-136
Author(s):  
Pasquale Corsonello ◽  
Fabio Frustaci ◽  
Stefania Perri

Sign in / Sign up

Export Citation Format

Share Document