High-performance ultra-low power junctionless nanowire FET on SOI substrate in subthreshold logic application

2010 ◽  
Author(s):  
Chun-Yu Chen ◽  
Jyi-Tsong Lin ◽  
Meng-Hsueh Chiang ◽  
Keunwoo Kim
Keyword(s):  
Low Power ◽  
High Performance ◽  
Ultra Low Power ◽  
Subthreshold Logic

An ultra-low-power and high-performance SRAM cell design based on GNRFETs

2020 ◽  
pp. 1-11
Author(s):  
Pramod Kumar Patel ◽  
Manzar Malik ◽  
Tarun Kumar Gupta
Keyword(s):  
Low Power ◽  
High Performance ◽  
Cell Design ◽  
Ultra Low Power ◽  
Sram Cell

scholarly journals Design and Implementation of Smart Non-Invasive Bone Conduction Ear-Plug System

2018 ◽  
Vol 9 (2) ◽  
pp. 249
Author(s):  
Ravichandran G ◽  
M Krishnamurthy
Keyword(s):  
Low Power ◽  
Flash Memory ◽  
High Performance ◽  
Bone Conduction ◽  
Ultra Low Power ◽  
Audio Processing ◽  
Activity Tracker ◽  
Non Invasive ◽  
Run Up ◽  
Music Player

<p>The project aim is to design a smart earplug system integrated with non-invasive bone conduction technique which is capable of doing some advanced audio processing to provide voice enhancing, noise filtered audio for the hearing impaired people [2]. The system is also designed to work as an embedded music player, a life activity tracker and a Smartphone companion. It can even read the SMS that is just received on your smartphone into your ear. This project needs a very low power microcontroller but with high-performance signal processing requirements. STM32L476 from STMicroelectronics meets this needs and thus chosen as the main MCU. It is an ultra-low power ARM Cortex-M4 based microcontroller that can run up to 80MHz.  It has got 1MB of Flash memory and 128 KB RAM.</p>

Optimal design for a high performance H-JLTFET using HfO2 as a gate dielectric for ultra low power applications

RSC Advances ◽  
2014 ◽  
Vol 4 (43) ◽  
pp. 22803-22807 ◽  
Author(s):  
Pranav Kumar Asthana ◽  
Bahniman Ghosh ◽  
Shiromani Bal Mukund Rahi ◽  
Yogesh Goswami
Keyword(s):  
Optimal Design ◽  
Low Power ◽  
Field Effect ◽  
High Performance ◽  
Field Effect Transistor ◽  
Gate Dielectric ◽  
Ultra Low Power ◽  
Effect Transistor ◽  
Tunnel Field Effect Transistor

In this paper we have proposed an optimal design for a hetero-junctionless tunnel field effect transistor using HfO2 as a gate dielectric.

scholarly journals A Simulation Study of a Gate-All-Around Nanowire Transistor with a Core–Insulator

Micromachines ◽  
2020 ◽  
Vol 11 (2) ◽  
pp. 223 ◽  
Author(s):  
Yannan Zhang ◽  
Ke Han ◽  
and Jiawei Li
Keyword(s):  
Metal Oxide ◽  
Low Power ◽  
Energy Efficient ◽  
Field Effect ◽  
High Performance ◽  
Field Effect Transistors ◽  
Future Generation ◽  
Metal Oxide Semiconductor ◽  
Oxide Semiconductor ◽  
Ultra Low Power

Ultra-low power and high-performance logical devices have been the driving force for the continued scaling of complementary metal oxide semiconductor field effect transistors which greatly enable electronic devices such as smart phones to be energy-efficient and portable. In the pursuit of smaller and faster devices, researchers and scientists have worked out a number of ways to further lower the leaking current of MOSFETs (Metal oxide semiconductor field effect transistor). Nanowire structure is now regarded as a promising candidate of future generation of logical devices due to its ultra-low off-state leaking current compares to FinFET. However, the potential of nanowire in terms of off-state current has not been fully discovered. In this article, a novel Core–Insulator Gate-All-Around (CIGAA) nanowire has been proposed, investigated, and simulated comprehensively and systematically based on 3D numerical simulation. Comparisons are carried out between GAA and CIGAA. The new CIGAA structure exhibits low off-state current compares to that of GAA, making it a suitable candidate of future low-power and energy-efficient devices.

Robust subthreshold logic for ultra-low power operation

2001 ◽  
Vol 9 (1) ◽  
pp. 90-99 ◽  
Author(s):  
H. Soeleman ◽  
K. Roy ◽  
B.C. Paul
Keyword(s):  
Low Power ◽  
Ultra Low Power ◽  
Power Operation ◽  
Subthreshold Logic
Sign in / Sign up

Export Citation Format

Share Document