Design and Implementation of Synthesizable 32-bit Four Stage Pipelined RISC Processor in FPGA Using Verilog/VHDL

This paper is delineating the design and implementation of high performance, synthesizable 32-bit pipelined Reduced Instruction Set Computer (RISC) Core. The design of the Harvard Architecture based 32-bit RISC Core involves design of 32-bit Data-path Unit, Control Unit, 32-bit Instruction Memory, 32-bit Data Memory, Register file with each register of size 32 bit. The processor is divided into Fetch, Decode, Execute and Write Back block in order to implement a four-stage pipeline. A 2*16 LCD is connected to the processor IO block to show the instruction execution sequence for demonstration in FPGA. The RISC Core is designed using Verilog HDL and VHDL and is tested in ISIM Simulator. The implementation of the processor is done in a Spartan 3E Starter Board using Xilinx ISE 14.7. All of the instructions incorporated with the processor have been tested successfully both in simulation and hardware implementation in FPGA.DOI: http://dx.doi.org/10.3126/njst.v15i1.12021 Nepal Journal of Science and TechnologyVol. 15, No.1 (2014) 81-88

Download Full-text

Design and Implementation of 6-Stage 64-bit MIPS Pipelined Architecture

International Journal of Engineering and Advanced Technology - Regular Issue ◽

10.35940/ijeat.f1201.0886s219 ◽

2019 ◽

Vol 8 (6S2) ◽

pp. 790-796

Keyword(s):

Low Power ◽

High Speed ◽

High Performance ◽

Random Access ◽

Instruction Set ◽

Cache Memories ◽

Design And Implementation ◽

Pipelined Architecture ◽

Risc Processor ◽

High Speed Data

Pipelining is the concept of overlapping of multiple instructions to perform their operations to optimize the time and ability of hardware units. This paper presents the design and implementation of 6 stage pipelined architecture for High performance 64-bit Microprocessor without Interlocked Pipeline Stages (MIPS) based Reduced Instruction set computing (RISC) processor. In this work, combining efforts of pre-fetching unit, forwarding unit, Branch and Jump predicting unit, Hazard unit are used to reduce the hazards. Low power unit is used to minimize the power. Cache Memories, other devices and especially balancing pipeline stages optimize the Speed in this work. DDR4 SDRAM (Double Data Rate type4 Synchronous Dynamic Random Access Memory) controller is employed in this pipeline to achieve high-speed data transfers and to manage the entire system efficiently. Low power, Low delay Flip flops are used in pipeline registers that implicitly enhance the performance of the system. The proposed method provides better results compared to the existing models. The simulation and synthesis results of the proposed Architecture are evaluated by Xilinx 14.7 software and supporting graphs are plotted through MATLAB tool

Download Full-text

Modeling and Execution of Floating Point Parallel Processing Operation for RISC Processor

International Journal of Engineering and Advanced Technology - Regular Issue ◽

10.35940/ijeat.c6203.029320 ◽

2020 ◽

Vol 9 (3) ◽

pp. 3783-3789

Keyword(s):

Video Processing ◽

High Speed ◽

High Performance ◽

Floating Point ◽

Double Precision ◽

Risc Processor ◽

Small Set ◽

Reduced Instruction Set Computer ◽

Definition Of ◽

Instruction Format

The development of processors with sundry suggestions have been made regarding a exactitude definition of RISC, but the prosaic concept is that such a computer has a small set of simple and prosaic instructions, instead of an outsized set of intricate and specialized instructions. This project proposes the planning of a high speed 64 bit RISC processor. The miens of this processor consume less power and it contrives on high speed. The processor comprises of sections namely Instruction Fetch section, Instruction Decode section, and Execution section. The ALU within the execution section comprises a double-precision floating-point multiplier designed during a corollary architecture thus improving the speed and veracity of the execution. All the sections are designed using Verilog coding. Monotonous instruction format, cognate prosaic-purpose registers, and pellucid addressing modes were the other miens. RISC exemplified as Reduced Instruction Set Computer. For designing high-performance processors, RISC is considered to be the footing. The RISC processor has a diminished number of Instructions, fixed instruction length, more prosaic-purpose register which are catalogued into the register file, load-store architecture and facilitate addressing modes which make diacritic instruction execute faster and achieve a net gain in performance. Thus the cardinal intent of this paper is to consummate the veridicality by devouring less power, area and with merest delay and it would be done by reinstating the floating-point ALU with single precision section by floating- point double precision section. Video processing, telecommunications and image processing were the high end applications used by architecture

Download Full-text

Design and Implementation of a RISC Processor on FPGA

Advanced Materials Research ◽

10.4028/www.scientific.net/amr.981.58 ◽

2014 ◽

Vol 981 ◽

pp. 58-61 ◽

Cited By ~ 1

Author(s):

Hui Jing Yang ◽

Hao Fan ◽

Huai Guo Dong

Keyword(s):

Experimental Data ◽

Computer Architecture ◽

Field Programmable Gate Array ◽

General Purpose ◽

Input Output ◽

Verilog Hdl ◽

Design And Implementation ◽

Risc Processor ◽

Field Programmable ◽

Clock Oscillator

This paper targets the computer architecture courses and presents an Field Programmable Gate Array implementation of a RISC Processor via Verilog HDL design. It has 8-bit instruction words and 4 general purpose registers. It have two instruction formats. And it has been designed with Verilog HDL, synthesized using Quatus II 12.0, simulated using ModelSim simulator, and then implemented on Altera Cyclone IV FPGA that has 484 available Input/Output pins and 50MHz clock oscillator. The final overall simulation's experimental data verify the correctness of the processor.

Download Full-text