Defect Snap Shot: Quick Isolation and Mapping of Interconnect Defects for Backend Yield Improvement
Abstract Metal interconnect defects have become a more serious yield detractor as backend process complexity has increased from a single layer to about 10 layers. This paper introduces a test methodology to monitor and localize the metal defects based on FPGA products. The test patterns are generated for each metal layer. The results not only indicate the severity of defects for each metal layer, but also accurately isolate open/short defects.
2013 ◽
Vol 5
(3)
◽
pp. 213-220
◽
Keyword(s):
2013 ◽
Vol 364
◽
pp. 233-237
Keyword(s):
2020 ◽
Vol 28
(3)
◽
pp. 736-749
◽
2012 ◽
Vol 229-231
◽
pp. 2444-2447
Keyword(s):
1984 ◽
Vol 42
◽
pp. 214-215
Keyword(s):
1990 ◽
Vol 48
(3)
◽
pp. 430-431
Keyword(s):
1994 ◽
Vol 52
◽
pp. 760-761