MATRIX16: A 16-Channel Low-Power TDC ASIC with 8 ps Time Resolution
Keyword(s):
This paper presents a highly configurable 16-channel TDC ASIC designed in a commercial 180 nm technology with the following features: time-of-flight and time-over-threshold measurements, 8.6 ps LSB, 7.7 ps jitter, 5.6 ps linearity error, up to 5 MHz of sustained input rate per channel, 9.1 mW of power consumption per channel, and an area of 4.57 mm2. The main contributions of this work are the novel design of the clock interpolation circuitry based on a resistive interpolation mesh circuit and the capability to operate at different supply voltages and operating frequencies, thus providing a compromise between TDC resolution and power consumption.
2013 ◽
Vol 22
(10)
◽
pp. 1340034
◽
Keyword(s):
2020 ◽
Vol 8
(6)
◽
pp. 4885-4890
2018 ◽
Vol 7
(3.29)
◽
pp. 80
Keyword(s):
Keyword(s):
2019 ◽
Vol 8
(9)
◽
pp. 1220-1224
Keyword(s):
2020 ◽
Vol 9
(7)
◽
pp. 977-981
Keyword(s):
2020 ◽
Vol 64
(1-4)
◽
pp. 165-172
Keyword(s):
2016 ◽
Vol 136
(11)
◽
pp. 1555-1566
◽
Keyword(s):