Real-Time Built-In Self-Test of MEMS Gyroscope Based on Quadrature Error Signal

In high-reliability applications, the health condition of the MEMS gyroscope needs to be known in real time to ensure that the system does not fail due to the wrong output signal. Because the MEMS gyroscope self-test based on the principle of electrostatic force cannot be performed during the working state. We propose that by monitoring the quadrature error signal of the MEMS gyroscope in real time, an online self-test of the MEMS gyroscope can be realized. The correlation between the gyroscope’s quadrature error amplitude signal and the gyroscope scale factor and bias was theoretically analyzed. Based on the sixteen-sided cobweb-like MEMS gyroscope, the real-time built-in self-test (BIST) method of the MEMS gyroscope based on the quadrature error signal was verified. By artificially setting the control signal of the gyroscope to zero, we imitated several scenarios where the gyroscope malfunctioned. Moreover, a mechanical impact table was used to impact the gyroscope. After a 6000 g shock, the gyroscope scale factor, bias, and quadrature error amplitude changed by −1.02%, −5.76%, and −3.74%, respectively, compared to before the impact. The gyroscope failed after a 10,000 g impact, and the quadrature error amplitude changed −99.82% compared to before the impact. The experimental results show that, when the amplitude of the quadrature error signal seriously deviates from the original value, it can be determined that the gyroscope output signal is invalid.

Download Full-text

Measuring Static Parameters of Embedded ADC Core

Journal of Electrical Engineering ◽

10.2478/v10187-011-0013-3 ◽

2011 ◽

Vol 62 (2) ◽

pp. 80-86

Author(s):

Franc Novak ◽

Peter Mrak ◽

Anton Biasizzo

Keyword(s):

Feasibility Study ◽

Theoretical Background ◽

System On Chip ◽

Test Time ◽

Hardware Overhead ◽

Self Test ◽

Built In Self Test ◽

On Chip ◽

The Impact ◽

Minimal Hardware

Measuring Static Parameters of Embedded ADC CoreThe paper presents the results of a feasibility study of measuring static parameters of ADC cores embedded in a System-on-Chip. Histogram based technique is employed because it is suitable for built-in self-test. While the theoretical background of the technique has been covered by numerous papers, less attention has been given to implementations in practice. Our goal was the implementation of histogram test in a IEEE Std 1500 wrapper. Two different solutions pursuing either minimal test time or minimal hardware overhead are described. The impact of MOS switches at ADC input on the performed measurements was considered.

Download Full-text

Built-in Self-Test and Fault Localization for Inter-Layer Vias in Monolithic 3D ICs

ACM Journal on Emerging Technologies in Computing Systems ◽

10.1145/3464430 ◽

2022 ◽

Vol 18 (1) ◽

pp. 1-37

Author(s):

Arjun Chaudhuri ◽

Sanmitra Banerjee ◽

Jinwoo Kim ◽

Heechun Park ◽

Bon Woong Ku ◽

...

Keyword(s):

Low Cost ◽

Multiple Faults ◽

Integration Density ◽

Small Delay ◽

Block Level ◽

Self Test ◽

Fault Masking ◽

Built In Self Test ◽

Delay Defects ◽

The Impact

Monolithic 3D (M3D) integration provides massive vertical integration through the use of nanoscale inter-layer vias (ILVs). However, high integration density and aggressive scaling of the inter-layer dielectric make ILVs especially prone to defects. We present a low-cost built-in self-test (BIST) method that requires only two test patterns to detect opens, stuck-at faults, and bridging faults (shorts) in ILVs. We also propose an extended BIST architecture for fault detection, called Dual-BIST, to guarantee zero ILV fault masking due to single BIST faults and negligible ILV fault masking due to multiple BIST faults. We analyze the impact of coupling between adjacent ILVs arranged in a 1D array in block-level partitioned designs. Based on this analysis, we present a novel test architecture called Shared-BIST with the added functionality of localizing single and multiple faults, including coupling-induced faults. We introduce a systematic clustering-based method for designing and integrating a delay bank with the Shared-BIST architecture for testing small-delay defects in ILVs with minimal yield loss. Simulation results for four two-tier M3D benchmark designs highlight the effectiveness of the proposed BIST framework.

Download Full-text

Built in self-test for fault tolerant real time in-vehicle networks through automotive diagnostics

2011 International Conference on Emerging Trends in Networks and Computer Communications (ETNCC) ◽

10.1109/etncc.2011.6255925 ◽

2011 ◽

Cited By ~ 2

Author(s):

C Sasikumar ◽

Rohit Agrawal ◽

Saurabh Gupta ◽

Ravi Maheshwari

Keyword(s):

Real Time ◽

Fault Tolerant ◽

Vehicle Networks ◽

Self Test ◽

Built In Self Test

Download Full-text

MEMS Gyroscope Random Error Modeling and Filtering

Applied Mechanics and Materials ◽

10.4028/www.scientific.net/amm.29-32.829 ◽

2010 ◽

Vol 29-32 ◽

pp. 829-834 ◽

Cited By ~ 2

Author(s):

Bo Ren ◽

De Ming Zhang ◽

Huan Li

Keyword(s):

Real Time ◽

Random Error ◽

High Reliability ◽

Low Cost ◽

Random Sequence ◽

Engineering Application ◽

Error Modeling ◽

Ar Model ◽

Random Errors ◽

Mems Gyroscope

MEMS gyroscope is a new type of inertial device with small size, low cost, light weight, high reliability, but less precise and random error is relatively large. In this paper, from a practical engineering application point of view, first, the MEMS gyroscope random errors is real-time average filtered. Then, based on the basic principle of time series analysis of random sequence , the first-order AR model of MEMS gyroscope random errors is established. Finally, based on Markov characteristic of kalman filtering algorithm, each output of the MEMS gyroscope is multiple real-time filtered. Through the specific data processing, MEMS gyroscope random errors reduced to about two per cent of the original.

Download Full-text