scholarly journals A LOW POWER AND HIGH SPEED APPROXIMATE ADDER FOR IMAGE PROCESSING APPLICATIONS

2021 ◽  
Vol 9 ◽  
Author(s):  
Dr.Narmadha G ◽  
◽  
Dr.Deivasigamani S ◽  
Dr.Balasubadra K ◽  
Mr.Selvaraj M ◽  
...  
Keyword(s):  
Image Processing ◽  
Signal Processing ◽  
Low Power ◽  
High Speed ◽  
Processing System ◽  
Digital Signal ◽  
Vital Role ◽  
Human Beings ◽  
Signal Processing System ◽  
Power Efficient

Low power is an essential requirement for suitable multimedia devices, image compression techniques utilizing several signal processing architectures and algorithms. In numerous multimedia applications, human beings are able to congregate practical information from somewhat erroneous outputs. Therefore, exact outputs are not necessary to produce. In Digital signal processing system, adders play a vital role as an arithmetic module in fixing the power and area utilization of the system. The trade off parameters such as area, time and power utilization also the fault tolerance environment of few applications have employed as a base for the adverse development and use of approximate adders. In this paper, various types of existing adders, approximate adders are analyzed based on the area, delay and power consumption. Also an approximate, high speed and power efficient adder is proposed which yields the better performance than the existing adders. It can be used in various image processing applications, data mining and where the accurate outputs are not needed. The existing and proposed approximate adders are simulated by using Xilinx ISE for time and area utilization. Power simulation has been done by using Microwind Software.

Design of Virtex-7 FPGA-Based High-Speed Signal Processor Carrier Board

2015 ◽  
Vol 719-720 ◽  
pp. 534-537
Author(s):  
Wen Hua Ye ◽  
Huan Li
Keyword(s):  
Signal Processing ◽  
Digital Signal Processing ◽  
High Speed ◽  
Processing System ◽  
Digital Signal ◽  
Signal Processing System ◽  
High Speed Adc ◽  
High Speed Data ◽  
Processor Speed ◽  
Signal Processor

With the development of digital signal processing technology, the demand on the signal processor speed has become increasingly high. This paper describes the hardware design of carrier board in high-speed signal processing module, which using Xilinx's newest Virtex-7 FPGA family XC7VX485T chip, and applying high-speed signal processing interface FMC to transport and communicate high-speed data between carrier board and daughter card with high-speed ADC and DAC. This design provides a hardware implementation and algorithm verification platform for high-speed digital signal processing system.

scholarly journals IMPLEMENTATION OF HIGH SPEED-LOW POWER TRUNCATION ERROR TOLERANT ADDER

2015 ◽  
pp. 239-244
Author(s):  
SYAM KUMAR NAGENDLA ◽  
K. MIRANJI
Keyword(s):  
Power Consumption ◽  
Low Power ◽  
High Speed ◽  
Critical Path ◽  
Processing System ◽  
Digital Signal ◽  
Signal Processing System ◽  
Speed Performance ◽  
Power Delay Product ◽  
Dsp Systems

Now a Days in modern VLSI technology different kinds of errors are invitable. A new type of adder i.e. error tolerant adder(ETA) is proposed to tolerate those errors and to attain low power consumption and high speed performance in DSP systems. In conventional adder circuit, delay is mainly certified to the carry propagation chain along the critical path, from the LSB to MSB. If the carry propagation can be eliminated by the technique proposed in this paper, a great improvement in speed performance and power consumption is achieved. By operating shifting and addition in parallel, the error tolerant adder tree compensates for the truncation errors. To prove the feasibility of the ETA, normal addition operation present in the DFT or DCT algorithm is replaced by the proposed addition arithmetic and the experimental results are shown. In this paper we propose error tolerant Adder (ETA). In the view of DSP applications the ETA is able to case the strict restriction on accuracy, speed performance and power consumption when compared to the conventional Adders, the proposed one provides 76% improvement in power-delay product such a ETA plays a key role in digital signal processing system that can tolerate certain amount of errors.

scholarly journals HIPSR: A Digital Signal Processor for the Parkes 21-cm Multibeam Receiver

2016 ◽  
Vol 05 (04) ◽  
pp. 1641007 ◽  
Author(s):  
D. C. Price ◽  
L. Staveley-Smith ◽  
M. Bailes ◽  
E. Carretti ◽  
A. Jameson ◽  
...  
Keyword(s):  
Signal Processing ◽  
High Speed ◽  
Dynamic Range ◽  
Processing System ◽  
Digital Signal ◽  
Complex Signal ◽  
High Time Resolution ◽  
Radio Bursts ◽  
Signal Processing System ◽  
Intensity Mapping

HIPSR (HI-Pulsar) is a digital signal processing system for the Parkes 21-cm Multibeam Receiver that provides larger instantaneous bandwidth, increased dynamic range, and more signal processing power than the previous systems in use at Parkes. The additional computational capacity enables finer spectral resolution in wideband HI observations and real-time detection of Fast Radio Bursts during pulsar surveys. HIPSR uses a heterogeneous architecture, consisting of FPGA-based signal processing boards connected via high-speed Ethernet to high performance compute nodes. Low-level signal processing is conducted on the FPGA-based boards, and more complex signal processing routines are conducted on the GPU-based compute nodes. The development of HIPSR was driven by two main science goals: to provide large bandwidth, high-resolution spectra suitable for 21-cm stacking and intensity mapping experiments; and to upgrade the Berkeley–Parkes–Swinburne Recorder (BPSR), the signal processing system used for the High Time Resolution Universe (HTRU) Survey and the Survey for Pulsars and Extragalactic Radio Bursts (SUPERB).

A High-Performance Signal Processing System for Monopulse Tracking Radar

2011 ◽  
Vol 383-390 ◽  
pp. 471-475
Author(s):  
Yong Bin Hong ◽  
Cheng Fa Xu ◽  
Mei Guo Gao ◽  
Li Zhi Zhao
Keyword(s):  
Signal Processing ◽  
High Performance ◽  
Dynamic Range ◽  
Signal To Noise Ratio ◽  
Processing System ◽  
Digital Signal ◽  
Radar Signal ◽  
Signal Processing System ◽  
Parallel Pipelined ◽  
Tracking Radar

A radar signal processing system characterizing high instantaneous dynamic range and low system latency is designed based on a specifically developed signal processing platform. Instantaneous dynamic range loss is a critical problem when digital signal processing is performed on fixed-point FPGAs. In this paper, the problem is well resolved by increasing the wordlength according to signal-to-noise ratio (SNR) gain of the algorithms through the data path. The distinctive software structure featuring parallel pipelined processing and “data flow drive” reduces the system latency to one coherent processing interval (CPI), which significantly improves the maximum tracking angular velocity of the monopulse tracking radar. Additionally, some important electronic counter-countermeasures (ECCM) are incorporated into this signal processing system.

Sign in / Sign up

Export Citation Format

Share Document