Si Nanodot Device Fabricated by Thermal Oxidation and their Applications

Small single-electron devices (SEDs) consisting of many Si nanodots are fabricated on a silicon-on-insulator (SOI) wafer by means of pattern-dependent oxidation (PADOX) method. We investigated SEDs from two kinds of viewpoint. One is how to fabricate the nanodots, especially coupled nanodots, which are important to achieve quantum computers and single-electron transfer devices. The other is demonstration of new applications that tolerate the size fluctuation. In order to achieve multi-coupled nanodots, we developed an easy method by applying PADOX to a specially designed Si nanowire which has small constrictions at the ends of the wire. We confirmed the double-dot formation and position of the Si nanodots in the wire by analyzing the measured electrical characteristics. To achieve high functionality together with low-power consumption and tolerance to size fluctuation, we developed nanodot array device which has many input gates and outputs terminals. The fabricated three-input and two-output nanodot device actually provide high functionality such as a half adder and a full adder.

Download Full-text

Full Adder Operation Based on Si Nanodot Array Device with Multiple Inputs and Outputs

Theoretical and Technological Advancements in Nanotechnology and Molecular Computation ◽

10.4018/978-1-60960-186-7.ch008 ◽

2011 ◽

pp. 131-139

Author(s):

Takuya Kaizawa ◽

Mingyu Jo ◽

Masashi Arita ◽

Akira Fujiwara ◽

Kenji Yamazaki ◽

...

Keyword(s):

Full Adder ◽

Silicon On Insulator ◽

Single Electron ◽

Nanodot Array ◽

Half Adder ◽

Electron Effects ◽

Inputs And Outputs

A highly functional Si nanodot array device that operates by means of single-electron effects was experimentally demonstrated. The device features many input gates, and many outputs can be attached. A nanodot array device with three input gates and two output terminals was fabricated on a silicon-on-insulator wafer using conventional Si MOS processes. Its feasibility was demonstrated by its operation as both a half adder and a full adder when the operation voltage was carefully selected.

Download Full-text

A half-adder (HA) and a full-adder (FA) combining single-electron transistors (SETs) with MOSFETs

Semiconductor Science and Technology ◽

10.1088/0268-1242/22/6/011 ◽

2007 ◽

Vol 22 (6) ◽

pp. 647-652 ◽

Cited By ~ 3

Author(s):

Yun Seop Yu ◽

Jung-Bum Choi

Keyword(s):

Full Adder ◽

Single Electron ◽

Single Electron Transistors ◽

Half Adder ◽

Electron Transistors

Download Full-text

Artificial Dislocation Network in Silicon-on-Insulator Layer for Single-Electron Devices

10.7567/ssdm.2005.g-2-5 ◽

2005 ◽

Author(s):

Yasuhiko Ishikawa ◽

Chihiro Yamamoto ◽

Michiharu Tabe

Keyword(s):

Silicon On Insulator ◽

Single Electron ◽

Dislocation Network ◽

Insulator Layer ◽

Single Electron Devices ◽

Electron Devices

Download Full-text

Design and Implementation of Quantum half Adder and Full adder Using IBM Quantum Experience

International Journal of Advanced Trends in Computer Science and Engineering ◽

10.30534/ijatcse/2021/681022021 ◽

2021 ◽

Vol 10 (2) ◽

pp. 964-967

Keyword(s):

Machine Learning ◽

Circuit Design ◽

Full Adder ◽

Quantum Computers ◽

Computational Power ◽

Classical Systems ◽

Learning Tasks ◽

Huge Data ◽

Half Adder ◽

Future Events

Quantum machine learning is the combination of quantum computing and classical machine learning. It helps in solving the problems of one field to another field. Quantum computational power can be advantageous in handling huge data at a faster rate.In this regard, quantum computational power can be advantageous in handling such huge data at a faster rate. Classical machine learning is about trying to find patterns in data and using those patterns to predict future events. Quantum systems, on the other hand, produces typical patterns which are not producible by classical systems, thereby postulating that quantum computers may overtake classical computers on machine learning tasks. Hence the whole motivation in this work is on understanding and analysing the half adder and full adder circuit design using Quantum mechanics.

Download Full-text