Charge-plasma based dual-material and gate-stacked architecture of junctionless transistor for enhanced analog performance

Superlattices and Microstructures ◽

10.1016/j.spmi.2015.10.017 ◽

2015 ◽

Vol 88 ◽

pp. 582-590 ◽

Author(s):

S. Intekhab Amin ◽

R.K. Sarin

Keyword(s):

Charge Plasma ◽

Analog Performance ◽

Junctionless Transistor ◽

Download Full-text

A Dual Material Double-Layer Gate Stack Junctionless Transistor for Enhanced Analog Performance

Communications in Computer and Information Science - VLSI Design and Test ◽

10.1007/978-3-642-42024-5_15 ◽

2013 ◽

pp. 118-127 ◽

Author(s):

Ratul Kumar Baruah ◽

Roy P. Paily

Keyword(s):

Double Layer ◽

Analog Performance ◽

Junctionless Transistor ◽

Download Full-text

Comparison study of Dual Material Gate Silicon on Insulator junctionless Transistor and with Junction Transistor for Analog Performance

International Journal of Materials Mechanics and Manufacturing ◽

10.18178/ijmmm.2019.7.3.448 ◽

2019 ◽

Vol 7 (3) ◽

pp. 144-149

Author(s):

S. C. Wagaj ◽

◽

S. C. Patil

Keyword(s):

Silicon On Insulator ◽

Comparison Study ◽

Analog Performance ◽

Junctionless Transistor ◽

Junction Transistor ◽

Download Full-text

The impact of gate misalignment on the analog performance of a dual-material double gate junctionless transistor

Journal of Semiconductors ◽

10.1088/1674-4926/36/9/094001 ◽

2015 ◽

Vol 36 (9) ◽

pp. 094001 ◽

Author(s):

S. Intekhab Amin ◽

R. K. Sarin

Keyword(s):

Double Gate ◽

Analog Performance ◽

Junctionless Transistor ◽

Download Full-text

A Dual-Material Gate Junctionless Transistor With High-$k$ Spacer for Enhanced Analog Performance

IEEE Transactions on Electron Devices ◽

10.1109/ted.2013.2292852 ◽

2014 ◽

Vol 61 (1) ◽

pp. 123-128 ◽

Author(s):

Ratul K. Baruah ◽

Roy P. Paily

Keyword(s):

High K ◽

Analog Performance ◽

Junctionless Transistor ◽

Download Full-text

Enhanced analog performance of doping-less dual material and gate stacked architecture of junctionless transistor with high-k spacer

Applied Physics A ◽

10.1007/s00339-016-9904-2 ◽

2016 ◽

Vol 122 (4) ◽

Author(s):

S. Intekhab Amin ◽

R. K. Sarin

Keyword(s):

High K ◽

Analog Performance ◽

Junctionless Transistor ◽

Download Full-text

Performance investigation of charge plasma based dual material gate junctionless transistor

2016 IEEE Uttar Pradesh Section International Conference on Electrical, Computer and Electronics Engineering (UPCON) ◽

10.1109/upcon.2016.7894646 ◽

2016 ◽

Author(s):

S. Intekhab Amin ◽

Sunny Anand ◽

R. K. Sarin

Keyword(s):

Charge Plasma ◽

Junctionless Transistor ◽

Download Full-text

Gate-All-Around Charge Plasma-Based Dual Material Gate-Stack Nanowire FET for Enhanced Analog Performance

IEEE Transactions on Electron Devices ◽

10.1109/ted.2018.2816898 ◽

2018 ◽

Vol 65 (7) ◽

pp. 3026-3032 ◽

Author(s):

Sarabdeep Singh ◽

Ashish Raman

Keyword(s):

Charge Plasma ◽

Analog Performance ◽

Download Full-text

A charge-plasma-based dual-metal-gate recessed-source/drain dopingless junctionless transistor with enhanced analog and RF performance

Journal of Computational Electronics ◽

10.1007/s10825-020-01528-z ◽

2020 ◽

Vol 19 (3) ◽

pp. 1085-1099

Author(s):

Prateek Kishor Verma ◽

Yogesh Kumar Verma ◽

Varun Mishra ◽

Santosh Kumar Gupta

Keyword(s):

Charge Plasma ◽

Junctionless Transistor ◽

Rf Performance ◽

Download Full-text

Design and Analog Performance Analysis of Charge-Plasma Based Cylindrical GAA Silicon Nanowire Tunnel Field Effect Transistor

Silicon ◽

10.1007/s12633-019-00355-7 ◽

2019 ◽

Vol 12 (11) ◽

pp. 2627-2634 ◽

Author(s):

Naveen Kumar ◽

Ashish Raman

Keyword(s):

Performance Analysis ◽

Field Effect ◽

Field Effect Transistor ◽

Silicon Nanowire ◽

Charge Plasma ◽

Analog Performance ◽

Effect Transistor ◽

Tunnel Field Effect Transistor

Download Full-text

Analog performance of bulk planar junctionless transistor (BPJLT)

10.1109/icccnt.2012.6395875 ◽

2012 ◽

Author(s):

R. K. Baruah ◽

R. P. Paily

Keyword(s):

Analog Performance ◽

Junctionless Transistor

Download Full-text