Modeling the Impact of Input-to-Output Coupling Capacitance on Power Dissipation Estimation in Deep Submicron CMOS Circuits

2007 International Conference on Communications, Circuits and Systems ◽

10.1109/icccas.2007.4348251 ◽

2007 ◽

Author(s):

Zhangcai Huang ◽

Na Li ◽

Sui Huang ◽

Y. Inoue

Keyword(s):

Power Dissipation ◽

Deep Submicron ◽

Output Coupling ◽

Cmos Circuits ◽

Coupling Capacitance ◽

Submicron Cmos ◽

Download Full-text

Analytical semi-empirical model for SER sensitivity estimation of deep-submicron CMOS circuits

11th IEEE International On-Line Testing Symposium ◽

10.1109/iolts.2005.15 ◽

2005 ◽

Author(s):

T. Heijmen

Keyword(s):

Empirical Model ◽

Deep Submicron ◽

Cmos Circuits ◽

Sensitivity Estimation ◽

Submicron Cmos ◽

Download Full-text

Power dissipation sources and possible control techniques in ultra deep submicron CMOS technologies

Microelectronics Journal ◽

10.1016/j.mejo.2006.03.008 ◽

2006 ◽

Vol 37 (9) ◽

pp. 851-860 ◽

Author(s):

Ndubuisi Ekekwe ◽

Ralph Etienne-Cummings

Keyword(s):

Power Dissipation ◽

Deep Submicron ◽

Control Techniques ◽

Download Full-text

Power dissipation analysis and optimization of deep submicron CMOS digital circuits

IEEE Journal of Solid-State Circuits ◽

10.1109/4.509853 ◽

1996 ◽

Vol 31 (5) ◽

pp. 707-713 ◽

Author(s):

R.X. Gu ◽

M.I. Elmasry

Keyword(s):

Power Dissipation ◽

Digital Circuits ◽

Deep Submicron ◽

Download Full-text

Power dissipation in deep submicron CMOS digital circuits

Proceedings of ISCAS'95 - International Symposium on Circuits and Systems ◽

10.1109/iscas.1995.521444 ◽

2002 ◽

Author(s):

R.X. Gu ◽

M.I. Elmasry

Keyword(s):

Power Dissipation ◽

Digital Circuits ◽

Deep Submicron ◽

Download Full-text

Combined subthreshold and gate-oxide leakage power reduction in deep-submicron CMOS Circuits

International Conference on Electrical, Electronic and Computer Engineering, 2004. ICEEC '04. ◽

10.1109/iceec.2004.1374524 ◽

2005 ◽

Author(s):

R.S. Guindi

Keyword(s):

Deep Submicron ◽

Power Reduction ◽

Leakage Power ◽

Cmos Circuits ◽

Download Full-text

A Novel Dynamic Power Cutoff Technique (DPCT) for Active Leakage Reduction in Deep Submicron CMOS Circuits

ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design ◽

10.1109/lpe.2006.4271839 ◽

2006 ◽

Author(s):

Baozhen Yu ◽

Michael L. Bushnell

Keyword(s):

Deep Submicron ◽

Cmos Circuits ◽

Dynamic Power ◽

Leakage Reduction ◽

Download Full-text

Static power optimization of deep submicron CMOS circuits for dual VT technology

1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287) ◽

10.1145/288548.289076 ◽

1998 ◽

Author(s):

Qi Wang ◽

Sarma B. K. Vrudhula

Keyword(s):

Power Optimization ◽

Deep Submicron ◽

Cmos Circuits ◽

Static Power ◽

Download Full-text

Power Dissipation Analysis and Optimization of Deep Submicron CMOS Digital Circuits

Signal Integrity Effects in Custom IC and ASIC Designs ◽

10.1109/9780470546413.ch33 ◽

2009 ◽

Keyword(s):

Power Dissipation ◽

Digital Circuits ◽

Deep Submicron ◽

Download Full-text

CAD tools for analysis of process variability effects in deep submicron CMOS circuits

2008 IEEE Region 8 International Conference on Computational Technologies in Electrical and Electronics Engineering ◽

10.1109/sibircon.2008.4602572 ◽

2008 ◽

Author(s):

W. Kuzmicz ◽

E. Piwowarska ◽

A. Pfitzner ◽

D. Kasprowicz

Keyword(s):

Deep Submicron ◽

Cmos Circuits ◽

Cad Tools ◽

Process Variability ◽

Download Full-text

Relevance of Gate Current for the Functionality of Deep Submicron CMOS Circuits

31st European Solid-State Device Research Conference ◽

10.1109/essderc.2001.195303 ◽

2001 ◽

Author(s):

S. Schwantes ◽

W. Krautschneider

Keyword(s):

Deep Submicron ◽

Cmos Circuits ◽

Gate Current ◽

Download Full-text