Effect of Drift Length on Shifts in 400-V SOI LDMOS Breakdown Voltage Due to TID

2020 ◽  
Vol 67 (11) ◽  
pp. 2392-2395 ◽  
Author(s):  
Lei Shu ◽  
Yuan-Fu Zhao ◽  
Kenneth F. Galloway ◽  
Liang Wang ◽  
Xin-Sheng Wang ◽  
...  
2004 ◽  
Vol 815 ◽  
Author(s):  
Satoshi Hatsukawa ◽  
Michitomo Iiyama ◽  
Kazuhiro Fujikawa ◽  
Atsushi Ito

AbstractA RESURF-type JFET is a suitable structure as a lateral switching device with a breakdown voltage of above 600 V for an inverter module which drives motors of an electric or hybrid automobile. In this study, 600 V RESURF-type JFETs were fabricated to investigate the operation and characteristics. The drift region between the drain and the source areas has a double RESURF structure to reduce the on-resistance. At first, small devices were fabricated. The width and length of the channel are 200 μm and 10 μm, respectively. The distance between the drain and the gate areas, which is the drift length, is 15 μm. The saturation current normally-off device is about 0.6 mA at a gate voltage of 3 V. The specific on-resistance is about 160mωcm2. The maximum breakdown voltage is 720 V. Next, large ones were fabricated. The width of the channel is 80 mm. The saturation current normally-on device is about 0.5 A at a gate voltage of 2 V. The specific on-resistance is about 200mωcm2. The maximum breakdown voltage is 250 V.


2015 ◽  
Vol 2015 ◽  
pp. 1-6
Author(s):  
Donghua Liu ◽  
Xiangming Xu ◽  
Feng Jin ◽  
Wenting Duan ◽  
Huihui Wang ◽  
...  

This paper presents a 500 V high voltage NLDMOS with breakdown voltage (VBD) improved by field plate technology. Effect of metal field plate (MFP) and polysilicon field plate (PFP) on breakdown voltage improvement of high voltage NLDMOS is studied. The coeffect of MFP and PFP on drain side has also been investigated. A 500 V NLDMOS is demonstrated with a 37 μm drift length and optimized MFP and PFP design. Finally the breakdown voltage 590 V and excellent on-resistance performance (Rsp= 7.88 ohm * mm2) are achieved.


2018 ◽  
Vol 138 (8) ◽  
pp. 441-448 ◽  
Author(s):  
Norimitsu Takamura ◽  
Nobutaka Araoka ◽  
Seiya Kamohara ◽  
Yuta Hino ◽  
Takuya Beppu ◽  
...  

Author(s):  
Nobuyuki Wakai ◽  
Yuji Kobira ◽  
Hidemitsu Egawa ◽  
Masayoshi Tsutsumi

Abstract Fundamental consideration for CDM (Charged Device Model) breakdown was investigated with 90nm technology products and others. According to the result of failure analysis, it was found that gate oxide breakdown was critical failure mode for CDM test. High speed triggered protection device such as ggNMOS and SCR (Thyristor) is effective method to improve its CDM breakdown voltage and an improvement for evaluated products were confirmed. Technological progress which is consisted of down-scaling of protection device size and huge number of IC pins of high function package makes technology vulnerable and causes significant CDM stress. Therefore, it is expected that CDM protection designing tends to become quite difficult. In order to solve these problems in the product, fundamental evaluations were performed. Those are a measurement of discharge parameter and stress time dependence of CDM breakdown voltage. Peak intensity and rise time of discharge current as critical parameters are well correlated their package capacitance. Increasing stress time causes breakdown voltage decreasing. This mechanism is similar to that of TDDB for gate oxide breakdown. Results from experiences and considerations for future CDM reliable designing are explained in this report.


1993 ◽  
Vol 29 (15) ◽  
pp. 1381 ◽  
Author(s):  
B.R. Kang ◽  
S.N. Yoon ◽  
Y.H. Cho ◽  
S.I. Cha ◽  
Y.I. Choi

Sign in / Sign up

Export Citation Format

Share Document