Site Redressing Techniques and Rework of Lead-Free Chip Scale Packages

Author(s):  
Arun Gowda ◽  
Anthony Primavera ◽  
K. Srihari

The implementation of lead-free solder into an electronics assembly process necessitates the reassessment of the individual factors involved in component attachment and rework. A component assembly undergoes multiple thermal cycles during rework. With the use of lead-free solder, the assemblies are subjected to higher assembly and rework temperatures than those required for eutectic tin-lead assemblies. The rework of lead-free area array components involves the removal of defective component, preparation of the printed circuit board attachment pad (site redressing), solder paste replenishment or flux deposition, and component placement and reflow. This paper primarily focuses on the site redressing aspect of lead-free rework, followed by the development of rework processes for lead-free chip scale packages utilizing the knowledge gained in the site redressing studies.

2000 ◽  
Author(s):  
John H. Lau ◽  
Stephen H. Pan ◽  
Chris Chang

Abstract In this study, time-temperature-dependent nonlinear analyses of lead-free solder bumped wafer level chip scale package (WLCSP) on printed circuit board (PCB) assemblies subjected to thermal cycling conditions are presented. Two different lead-free solder alloys are considered, namely, 96.5wt%Sn-3.5wt%Ag and 100wt%In. The 62wt%Sn-36wt%Pb-2wt%Ag solder alloy is also considered to establish a baseline. All of these solder alloys are assumed to obey the Garofalo-Arrhenius steady-state creep constitutive law. The shear stress and shear creep strain hysteresis loops, shear stress history, and shear creep strain history at the corner solder joint are presented for a better understanding of the thermal-mechanical behaviors of lead-free solder bumped WLCSP on PCB assemblies. Also, the effects of microvia build-up PCB on the WLCSP solder joint reliability are investigated.


2004 ◽  
Vol 33 (9) ◽  
pp. 977-990 ◽  
Author(s):  
Minna Arra ◽  
Dongkai Shangguan ◽  
Dongji Xie ◽  
Janne Sundelin ◽  
Toivo Lepistö ◽  
...  

2002 ◽  
Vol 124 (2) ◽  
pp. 69-76 ◽  
Author(s):  
John H. Lau ◽  
Stephen H. Pan ◽  
Chris Chang

In this study, time-temperature-dependent nonlinear analyses of lead-free solder bumped wafer level chip scale package (WLCSP) on printed circuit board (PCB) assemblies subjected to thermal cycling conditions are presented. Two different lead-free solder alloys are considered, namely, 96.5wt percent Sn-3.5wt percent Ag and 100wt percent In. The 62wt percent Sn-36wt percent Pb-2wt percent Ag solder alloy is also considered to establish a baseline. All of these solder alloys are assumed to obey the Garofalo-Arrhenius steady-state creep constitutive law. The shear stress and shear creep strain hysteresis loops, shear stress history, and shear creep strain history at the corner solder joint are presented for a better understanding of the thermal-mechanical behaviors of lead-free solder bumped WLCSP on PCB assemblies. Also, the effects of microvia build-up PCB on the WLCSP Solder joint reliability are investigated.


Author(s):  
Todd Castello ◽  
Dan Rooney ◽  
Dongkai Shangguan

Abstract Printed circuit board assembly with lead free solder is now a reality for most global electronics manufacturers. Extensive research and development has been conducted to bring lead free assembly processes to a demonstrated proficiency. Failure analysis has been an integral part of this effort and will continue to be needed to solve problems in volume production. Many failure analysis techniques can be directly applied to study lead free solder interconnects, while others may require some modification in order to provide adequate analysis results. In this paper, several of the most commonly applied techniques for solder joint failure analysis will be reviewed, including visual inspection, x-ray radiography, mechanical strength testing, dye & pry, metallography, and microscopy/photomicrography, comparing their application to lead bearing and lead free solder interconnects. Common failure modes and mechanisms will be described with examples specific to lead free solders, following PCB assembly as well as after accelerated reliability tests.


2015 ◽  
Vol 27 (3) ◽  
pp. 98-102 ◽  
Author(s):  
Janusz Sitek ◽  
Wojciech Stęplewski ◽  
Kamil Janeczek ◽  
Marek Kościelski ◽  
Krzysztof Lipiec ◽  
...  

Purpose – The purpose of this paper is to evaluate the influence of assembly parameters on lead-free solder joints reliability in Package-on-Package (PoP) Technology and demonstrate factors important for this issue. Design/methodology/approach – Two types of soldering materials and three different assembly procedures were used for assembly of PoP system. The reliability properties of assembled PoP systems were investigated using accelerated aging and periodic resistance measurements of daisy-chain solder joints systems. The purpose of such approach was to determine which soldering material (flux or solder paste) as well as which assembly process parameter (dipping depth of upper component in soldering material), would provide better reliability properties of the solder joints in the PoP system. Findings – It was stated that both selected flux and solder paste dedicated to assembly of PoP systems can be utilized in soldering of PoP applications. More reliable PoP systems applications require larger attention regarding materials selection and assembly parameters. It is recommended 50 per cent dipping depth of ball’s height into soldering material during upper PoP component assembly for more reliable applications. For less demanding PoP systems, the process window from 30 up to 70 per cent is acceptable. All observed failures after thermal shocks occurred in upper PoP components. Originality/value – This paper explains how materials and assembly parameters have influence on lead-free solder joints reliability in PoP systems. Especially, influence of process window for dipping procedure of upper components balls into soldering material was presented.


Sign in / Sign up

Export Citation Format

Share Document