low power logic
Recently Published Documents


TOTAL DOCUMENTS

147
(FIVE YEARS 22)

H-INDEX

20
(FIVE YEARS 1)

2021 ◽  
pp. 105321
Author(s):  
Rajeewa Kumar Jaisawal ◽  
P.N. Kondekar ◽  
Sameer Yadav ◽  
Pranshoo Upadhyay ◽  
Bhaskar Awadhiya ◽  
...  

2021 ◽  
Author(s):  
Zhongyunshen Zhu ◽  
Johannes Svensson ◽  
Adam Jönsson ◽  
Lars Erik Wernersson

Abstract GaSb is considered as an attractive p-type channel material for future III-V metal-oxide-semiconductor (MOS) technologies, but the processing conditions to utilize the full device potential such as low power logic applications and RF applications still need attention. In this work, applying rapid thermal annealing (RTA) to nanoscale GaSb vertical nanowire p-type MOSFETs, we have improved the average peak transconductance (g m,peak) by 50% among 28 devices and achieved 70 µS/µm at V DS = – 0.5 V in a device with 200-nm gate length. In addition, a low subthreshold swing down to 144 mV/dec as well as an off-current below 5 nA/µm which refers to the off-current specification in low-operation-power (LOP) condition has been obtained. Based on the statistical analysis, the results show a great enhancement in both on- and off-state performance with respect to previous work mainly due to the improved electrostatics and contacts after RTA, leading to a potential in low-power logic applications. We have also examined a short channel device with L g = 80 nm in RTA, which shows an increased gm,peak up to 149 µS/µm at V DS = – 0.5 V as well as a low on-resistance of 4.7 kΩ·µm. The potential of further enhancement in g m via RTA offer a good alternative to obtain high-performance devices for RF applications which have less stringent requirement for off-state performance. Our results indicate that post-fabrication annealing provides a great option to improve the performance of GaSb-based p-type devices with different structures for various applications.


2021 ◽  
Vol 0 (0) ◽  
Author(s):  
Deepti Sharma ◽  
Charanjit Singh ◽  
Rajbir Kaur

Abstract Ultrafast all optical computing is getting attention for future generation services and all optical logic gates are basic building block for the photonic circuits in processing units. In this work, a multi-input single-output all optical AND/NOR gates are proposed using dispersion compensation fibers in Mach-Zehnder configuration (DCFs-MZI). Four wave mixing effect emerges in DCF and due to Kerr’s effect, aforementioned gates are realized at 10.2 Gbps. A low power logic gates with >23 dB extinction ratio are achieved and performance analysis is performed in terms of Q factor.


Author(s):  
Shinichi Takagi ◽  
Kasidit Toprascrtpong ◽  
Kimihiko Kato ◽  
Kei Sumita ◽  
Eishin Nako ◽  
...  

2021 ◽  
Vol 50 (5) ◽  
pp. 2618-2629
Author(s):  
F. Jain ◽  
B. Saman ◽  
R. Gudlavalleti ◽  
R. Mays ◽  
J. Chandy ◽  
...  

Author(s):  
Y. Perrin ◽  
A. Galisultanov ◽  
L. Hutin ◽  
P. Basset ◽  
H. Fanet ◽  
...  

Author(s):  
Daniele Caimi ◽  
Marilyne Sousa ◽  
Siegfried Karg ◽  
Cezar Zota

Sign in / Sign up

Export Citation Format

Share Document