Analytical Drain Current Model of UTBB SOI MOSFET with lateral dual gates to Suppress Short Channel Effect

Author(s):  
Arighna Basak ◽  
Angsuman Sarkar
1996 ◽  
Vol 35 (Part 1, No. 2B) ◽  
pp. 996-1000 ◽  
Author(s):  
Risho Koh ◽  
Haruo Kato ◽  
Hiroshi Matsumoto

2011 ◽  
Vol 470 ◽  
pp. 184-187 ◽  
Author(s):  
Kenji Ohmori ◽  
Kenji Shiraishi ◽  
Keisaku Yamada

We have investigated the static variability of p-MOSFETs by evaluating the drain current under various conditions of gate and drain voltages. The value of drain current variability (σId/Id) is proportional to (LW)-1/2 before the short channel effect appears, being similar to that of Vt variability. The magnitude of σId/Id decreases as the gate overdrive (Vg-Vt) decreases, and it is classified into two regimes that correspond to the carrier conduction mechanisms, namely diffusion and drift transports. This result strongly suggests that the dominant factors for determining σId/Id values are related to the carrier conduction mechanisms.


Author(s):  
SUMANLATA TRIPATHI ◽  
RAMANUJ MISHRA ◽  
SANDEEP MISHRA ◽  
VIRENDRA PRATAP YADAV ◽  
R.A. MISHRA

This paper describes the characteristics comparison of bulk FINFET and SOI FINFET. The scaling trend in device dimension require limit on short channel effect through the control of subthreshold slope and DIBL characteristics.It can be achieved by proper device design. The subthreshold characteristics are plotted with the variation of gate voltage for different doping profile .This paper also compares the performance improvement of Multi-gate Bulk and SOI MOSFET over Single-gate bulk and SOI MOSFET.The simulation results are obtained with the help of TCAD 3-D device simulator are well matched with the ideal characteristics.


Author(s):  
Yuk L. Tsang ◽  
Xiang D. Wang ◽  
Reyhan Ricklefs ◽  
Jason Goertz

Abstract In this paper, we report a transistor model that has successfully led to the identification of a non visual defect. This model was based on detailed electrical characterization of a MOS NFET exhibiting a threshold voltage (Vt) of just about 40mv lower than normal. This small Vt delta was based on standard graphical extrapolation method in the usual linear Id-Vg plots. We observed, using a semilog plot, two slopes in the Id-Vg curves with Vt delta magnified significantly in the subthreshold region. The two slopes were attributed to two transistors in parallel with different Vts. We further found that one of the parallel transistors had short channel effect due to a punch-through mechanism. It was proposed and ultimately confirmed the cause was due to a dopant defect using scanning capacitance microscopy (SCM) technique.


2015 ◽  
Vol 36 (7) ◽  
pp. 648-650 ◽  
Author(s):  
Miao Xu ◽  
Huilong Zhu ◽  
Lichuan Zhao ◽  
Huaxiang Yin ◽  
Jian Zhong ◽  
...  

Sign in / Sign up

Export Citation Format

Share Document