A 60-GHz CMOS Down-Conversion Mixer with High Conversion Gain and Low Noise Figure

Author(s):  
Milad Haghi Kashani ◽  
Amirahmad Tarkeshdouz ◽  
Ehsan Afshari ◽  
Shahriar Mirabbasi
Electronics ◽  
2019 ◽  
Vol 8 (5) ◽  
pp. 593
Author(s):  
Hyunki Jung ◽  
Dzuhri Radityo Utomo ◽  
Saebyeok Shin ◽  
Seok-Kyun Han ◽  
Sang-Gug Lee ◽  
...  

A broadband receiver front-end with low noise figure and flat conversion gain response is presented in this paper. The receiver front-end is a part of the broadband spectrum sensing receiver and processes 30–40 GHz of broad input spectrum followed by down-conversion to DC-10 GHz of IF signal. The proposed work is comprised of a low noise amplifier (LNA), on-chip passive Balun, down conversion mixer, and output buffer. To achieve front-end target specification over 10 GHz input bandwidth, the stagger-tuned LNA is employed and the down conversion mixer is loaded with a 3rd-order LC ladder low pass filter. The prototype chip was implemented in 45 nm CMOS technology. The chip achieves 10.3–16.5 dB conversion gain, 5.9 dB integrated NF, and −11 dBm IIP3 from 30 to 40 GHz. The chip is realized within 0.42 mm 2 and consumes 96 mW from a 1.2 V supply.


2017 ◽  
Vol 26 (09) ◽  
pp. 1750134 ◽  
Author(s):  
Jun-Da Chen ◽  
Song-Hao Wang

The paper presents a novel 5.15[Formula: see text]GHz–5.825[Formula: see text]GHz SiGe Bi-CMOS down-conversion mixer for WLAN 802.11a receiver. The architecture used is based on Gilbert cell mixer, the combination of MOS transistors and HBT BJT transistor device characteristics. The hetero-junction bipolar transistor (HBT) topology is adopted at the transconductance stage to improve power gain and reduce noise factor, and the LO series-parallel CMOS switch topology will be applied to reduce supply voltage and dc power at the switching stage. This mixer is implemented in TSMC 0.35-[Formula: see text]m SiGe Bi-CMOS process, and the chip size including the test pads is 1.175*0.843[Formula: see text]mm2. The main advantages for the proposed mixer are high conversion gain, a moderate linearity, low noise figure, and low power. The post-simulation results achieved are as follows: 14[Formula: see text]dB power conversion gain, [Formula: see text]6[Formula: see text]dBm input third-order intercept point (IIP3), 6.85[Formula: see text]dB double side band (DSB) noise figure. The total mixer current is about 1.54[Formula: see text]mA from 1.4[Formula: see text]V supply voltage including output buffer. The total dc power consumption is 2.15[Formula: see text]mW.


2017 ◽  
Vol 26 (05) ◽  
pp. 1750075 ◽  
Author(s):  
Najam Muhammad Amin ◽  
Lianfeng Shen ◽  
Zhi-Gong Wang ◽  
Muhammad Ovais Akhter ◽  
Muhammad Tariq Afridi

This paper presents the design of a 60[Formula: see text]GHz-band LNA intended for the 63.72–65.88[Formula: see text]GHz frequency range (channel-4 of the 60[Formula: see text]GHz band). The LNA is designed in a 65-nm CMOS technology and the design methodology is based on a constant-current-density biasing scheme. Prior to designing the LNA, a detailed investigation into the transistor and passives performances at millimeter-wave (MMW) frequencies is carried out. It is shown that biasing the transistors for an optimum noise figure performance does not degrade their power gain significantly. Furthermore, three potential inductive transmission line candidates, based on coplanar waveguide (CPW) and microstrip line (MSL) structures, have been considered to realize the MMW interconnects. Electromagnetic (EM) simulations have been performed to design and compare the performances of these inductive lines. It is shown that the inductive quality factor of a CPW-based inductive transmission line ([Formula: see text] is more than 3.4 times higher than its MSL counterpart @ 65[Formula: see text]GHz. A CPW structure, with an optimized ground-equalizing metal strip density to achieve the highest inductive quality factor, is therefore a preferred choice for the design of MMW interconnects, compared to an MSL. The LNA achieves a measured forward gain of [Formula: see text][Formula: see text]dB with good input and output impedance matching of better than [Formula: see text][Formula: see text]dB in the desired frequency range. Covering a chip area of 1256[Formula: see text][Formula: see text]m[Formula: see text]m including the pads, the LNA dissipates a power of only 16.2[Formula: see text]mW.


2013 ◽  
Vol 6 (2) ◽  
pp. 109-113 ◽  
Author(s):  
Andrea Malignaggi ◽  
Amin Hamidian ◽  
Georg Boeck

The present paper presents a fully differential 60 GHz four stages low-noise amplifier for wireless applications. The amplifier has been optimized for low-noise, high-gain, and low-power consumption, and implemented in a 90 nm low-power CMOS technology. Matching and common-mode rejection networks have been realized using shielded coplanar transmission lines. The amplifier achieves a peak small-signal gain of 21.3 dB and an average noise figure of 5.4 dB along with power consumption of 30 mW and occupying only 0.38 mm2pads included. The detailed design procedure and the achieved measurement results are presented in this work.


2017 ◽  
Vol 93 (1) ◽  
pp. 49-59 ◽  
Author(s):  
Yo-Sheng Lin ◽  
Ming-Huang Kao ◽  
Hou-Ru Pan ◽  
Kai-Siang Lan

2006 ◽  
Vol 16 (02) ◽  
pp. 469-477
Author(s):  
Yasuhiro Uemoto ◽  
Yutaka Hirose ◽  
Tomohiro Murata ◽  
Hidetoshi Ishida ◽  
Masahiro Hikita ◽  
...  

We present results of some novel AlGaN/GaN heterojunction field-effect transistors (HFETs) specifically developed for RF front-end and power applications. To reduce the parasitic resistance, two unique techniques: selective Si doping into contact area and a superlattice (SL) cap structure, are developed. With the selective Si doping method, a transistor with an on-state resistance as low as 1.86 Ω·mm and a Tx/Rx switch IC with very low insertion loss (0.26 dB) and very high power handling capability (P1dB over 40 dBm) were obtained. With the SL cap HFETs, an ultra low source resistance of 0.4 Ω·mm was achieved and excellent DC and RF performances were demonstrated. The typical characteristics of these HFETs are: maximum transconductance of over 400 mS/mm, maximum drain current of 1.2 A/mm, cut-off frequency of 60 GHz, maximum oscillation frequency of 140 GHz, and a very low noise figure of 0.7 dB with 15 dB gain at 12 GHz. For power applications, in order to significantly reduce fabrication cost, we fabricated the AlGaN/GaN HFET on a conductive Si substrate with a source-via grounding (SVG) structure. The device has a very low on-state sheet resistance of 1.9 mΩ·cm2, a high off-state breakdown voltage of 350 V, and a current handling capability of 150 A. In addition, a sub-nano second switching response with t r of 98 ps and t f of 96 ps with a current density as high as 2.0 kA/cm2 is demonstrated for the first time.


Sign in / Sign up

Export Citation Format

Share Document