Dual Material Double-Layer Gate Stack SON MOSFET: A Novel Architecture for Enhanced Analog Performance—Part I: Impact of Gate Metal Workfunction Engineering

IEEE Transactions on Electron Devices ◽

10.1109/ted.2007.910564 ◽

2008 ◽

Vol 55 (1) ◽

pp. 372-381 ◽

Author(s):

Poonam Kasturi ◽

Manoj Saxena ◽

Mridula Gupta ◽

R. S. Gupta

Keyword(s):

Double Layer ◽

Analog Performance ◽

Download Full-text

A Dual Material Double-Layer Gate Stack Junctionless Transistor for Enhanced Analog Performance

Communications in Computer and Information Science - VLSI Design and Test ◽

10.1007/978-3-642-42024-5_15 ◽

2013 ◽

pp. 118-127 ◽

Author(s):

Ratul Kumar Baruah ◽

Roy P. Paily

Keyword(s):

Double Layer ◽

Analog Performance ◽

Junctionless Transistor ◽

Download Full-text

Dual-Material Double-Layer Gate Stack SON MOSFET: A Novel Architecture for Enhanced Analog Performance—Part II: Impact of Gate-Dielectric Material Engineering

IEEE Transactions on Electron Devices ◽

10.1109/ted.2007.910567 ◽

2008 ◽

Vol 55 (1) ◽

pp. 382-387 ◽

Author(s):

Poonam Kasturi ◽

Manoj Saxena ◽

Mridula Gupta ◽

R. S. Gupta

Keyword(s):

Double Layer ◽

Gate Dielectric ◽

Dielectric Material ◽

Material Engineering ◽

Analog Performance ◽

Dual Material ◽

Gate Dielectric Material

Download Full-text

Gate-All-Around Charge Plasma-Based Dual Material Gate-Stack Nanowire FET for Enhanced Analog Performance

IEEE Transactions on Electron Devices ◽

10.1109/ted.2018.2816898 ◽

2018 ◽

Vol 65 (7) ◽

pp. 3026-3032 ◽

Author(s):

Sarabdeep Singh ◽

Ashish Raman

Keyword(s):

Charge Plasma ◽

Analog Performance ◽

Download Full-text

Performance Analysis of Gate-Stack Dual-Material DG MOSFET Using Work-Function Modulation Technique for Lower Technology Nodes

Silicon ◽

10.1007/s12633-021-01095-3 ◽

2021 ◽

Author(s):

Satish K. Das ◽

Umakanta Nanda ◽

Sudhansu M. Biswal ◽

Chandan Kumar Pandey ◽

Lalat Indu Giri

Keyword(s):

Performance Analysis ◽

Work Function ◽

Modulation Technique ◽

Dg Mosfet ◽

Technology Nodes ◽

Download Full-text

Charge-plasma based dual-material and gate-stacked architecture of junctionless transistor for enhanced analog performance

Superlattices and Microstructures ◽

10.1016/j.spmi.2015.10.017 ◽

2015 ◽

Vol 88 ◽

pp. 582-590 ◽

Author(s):

S. Intekhab Amin ◽

R.K. Sarin

Keyword(s):

Charge Plasma ◽

Analog Performance ◽

Junctionless Transistor ◽

Download Full-text

Surface potential based Analytical Modeling of Graded Channel Strained High-k Gate stack Dual-Material Double Gate MOSFET

2019 Devices for Integrated Circuit (DevIC) ◽

10.1109/devic.2019.8783284 ◽

2019 ◽

Author(s):

Pritha Banerjee ◽

Priyanka Saha ◽

Dinesh Kumar Dash ◽

Subir Kumar Sarkar

Keyword(s):

Surface Potential ◽

Analytical Modeling ◽

Double Gate ◽

High K ◽

Double Gate Mosfet ◽

Download Full-text

Comparison study of Dual Material Gate Silicon on Insulator junctionless Transistor and with Junction Transistor for Analog Performance

International Journal of Materials Mechanics and Manufacturing ◽

10.18178/ijmmm.2019.7.3.448 ◽

2019 ◽

Vol 7 (3) ◽

pp. 144-149

Author(s):

S. C. Wagaj ◽

◽

S. C. Patil

Keyword(s):

Silicon On Insulator ◽

Comparison Study ◽

Analog Performance ◽

Junctionless Transistor ◽

Junction Transistor ◽

Download Full-text

Gate - Stack Dual Metal (DM) Nanowire FET with Enhanced Analog Performance for High Frequency Applications

2021 Devices for Integrated Circuit (DevIC) ◽

10.1109/devic50843.2021.9455919 ◽

2021 ◽

Author(s):

Neeraj ◽

Shobha Sharma ◽

Anubha Goel ◽

Sonam Rewari ◽

R S Gupta

Keyword(s):

High Frequency ◽

Analog Performance ◽

Download Full-text

The impact of gate misalignment on the analog performance of a dual-material double gate junctionless transistor

Journal of Semiconductors ◽

10.1088/1674-4926/36/9/094001 ◽

2015 ◽

Vol 36 (9) ◽

pp. 094001 ◽

Author(s):

S. Intekhab Amin ◽

R. K. Sarin

Keyword(s):

Double Gate ◽

Analog Performance ◽

Junctionless Transistor ◽

Download Full-text

3-D analytical modeling of high-k gate stack dual-material tri-gate strained silicon-on-nothing MOSFET with dual-material bottom gate for suppressing short channel effects

Journal of Computational Electronics ◽

10.1007/s10825-017-1002-y ◽

2017 ◽

Vol 16 (3) ◽

pp. 631-639 ◽

Author(s):

Pritha Banerjee ◽

Subir Kumar Sarkar

Keyword(s):

Analytical Modeling ◽

Strained Silicon ◽

Short Channel Effects ◽

Short Channel ◽

High K ◽

Channel Effects ◽

Dual Material ◽

Download Full-text