The Performance of Executing Intermediate Code for Control Systems Using STM32 Architecture
Keyword(s):
The article presents performance tests of code executed by STM32 microcontrollers using a virtual machine (so-called intermediate code) dedicated to control systems. The ARM architecture used in these chips has limitations related to access to non-aligned addresses. Three ways to overcome these limitations have been proposed, and each has been subjected to a suite of tests to determine their performance. Tests were conducted for two operating modes, i.e. with 16- and 32-bit addressing for different generations of chips. The test results allow to choose the right solution for a specific platform.
2021 ◽
Vol 1
(2)
◽
pp. 62-68
Keyword(s):
2021 ◽
Vol 1
(02)
◽
pp. 62-68
Keyword(s):
2015 ◽
Keyword(s):
2002 ◽
Keyword(s):
Keyword(s):
1971 ◽
Vol 93
(4)
◽
pp. 1225-1228
◽
Keyword(s):
Keyword(s):
2019 ◽
Vol 1
(2)
◽