Design of Multi-stage CMOS OTA for Low-Power and High Driving Capability

Author(s):  
Rama Krishna Murthy Paturi ◽  
P. Manikandan
2020 ◽  
Vol 12 (3) ◽  
pp. 168-174
Author(s):  
Rashmi Sahu ◽  
Maitraiyee Konar ◽  
Sudip Kundu

Background: Sensing of biomedical signals is crucial for monitoring of various health conditions. These signals have a very low amplitude (in μV) and a small frequency range (<500 Hz). In the presence of various common-mode interferences, biomedical signals are difficult to detect. Instrumentation amplifiers (INAs) are usually preferred to detect these signals due to their high commonmode rejection ratio (CMRR). Gain accuracy and CMRR are two important parameters associated with any INA. This article, therefore, focuses on the improvement of the gain accuracy and CMRR of a low power INA topology. Objective: The objective of this article is to achieve high gain accuracy and CMRR of low power INA by having high gain operational amplifiers (Op-Amps), which are the building blocks of the INAs. Methods: For the implementation of the Op-Amps and the INAs, the Cadence Virtuoso tool was used. All the designs and implementation were realized in 0.18 μm CMOS technology. Results: Three different Op-Amp topologies namely single-stage differential Op-Amp, folded cascode Op-Amp, and multi-stage Op-Amp were implemented. Using these Op-Amp topologies separately, three Op-Amp-based INAs were realized and compared. The INA designed using the high gain multistage Op-Amp topology of low-frequency gain of 123.89 dB achieves a CMRR of 164.1 dB, with the INA’s gain accuracy as good as 99%, which is the best when compared to the other two INAs realized using the other two Op-Amp topologies implemented. Conclusion: Using very high gain Op-Amps as the building blocks of the INA improves the gain accuracy of the INA and enhances the CMRR of the INA. The three Op-Amp-based INA designed with the multi-stage Op-Amps shows state-of-the-art characteristics as its gain accuracy is 99% and CMRR is as high as 164.1 dB. The power consumed by this INA is 29.25 μW by operating on a power supply of ±0.9V. This makes this INA highly suitable for low power measurement applications.


2013 ◽  
Vol 48 (10) ◽  
pp. 2511-2521 ◽  
Author(s):  
Yoonmyung Lee ◽  
Bharan Giridhar ◽  
Zhiyoong Foo ◽  
Dennis Sylvester ◽  
David B. Blaauw

2011 ◽  
Vol 20 (03) ◽  
pp. 439-445 ◽  
Author(s):  
M. H. GHADIRY ◽  
ABU KHARI A'AIN ◽  
M. NADI S.

This paper, presents a new full-swing low power high performance full adder circuit in CMOS technology. It benefits from a full swing XOR-XNOR module with no feedback transistors, which decreases delay and power consumption. In addition, high driving capability of COUT module and low PDP design of SUM module contribute to more PDP reduction in cascaded mode. In order to have accurate analysis, the new circuit along with several well-known full adders from literature have been modeled and compared with CADENCE. Comparison consists of power consumption, performance, PDP, and area. Results show that there are improvements in both power consumption and performance. This design trades area with low PDP.


Author(s):  
Shigenobu Komatsu ◽  
Masanao Yamaoka ◽  
Masao Morimoto ◽  
Noriaki Maeda ◽  
Yasuhisa Shimazaki ◽  
...  
Keyword(s):  

2008 ◽  
Vol 17 (02) ◽  
pp. 239-251 ◽  
Author(s):  
SHAILESH B. NERURKAR ◽  
KHALID H. ABED

In this paper, we present a unique low power decimation filter architecture for RF wireless applications. To implement the low power decimation filter, we considered low power design techniques such as multi-rate, multi-stage signal processing, proper selection of decimation factor, one multiplier realization of 1/3-band filters, and poly-phase 1/2-band filters. We have designed three conventional decimation filter architectures using a single-stage FIR filter, a three-stage FIR filter, and a three-stage half-band FIR filter. Compared to the 55-tap comb-FIR filter architecture, the proposed decimation filter has only 13 taps, and requires 76% less hardware and consumes 64% less power.


Sign in / Sign up

Export Citation Format

Share Document