Comparison of Active and Passive Voltage Contrast for Failure Localization

Author(s):  
R. Rosenkranz ◽  
W. Werner

Abstract In many cases of failure localization, passive voltage contrast (PVC) localization method does not work, because it is not possible to charge up conducting structures which supposed to be dark in the SEM and FIB images. The reason for this is leakage currents. In this article, the authors show how they succeeded in overcoming these difficulties by the application of the active voltage contrast (AVC) method as it was described as biased voltage contrast by Campbell and Soden. They identified three main cases where the PVC didn't work but where they succeeded in failure localization with the AVC method. This is illustrated with the use of two case studies. Compared to the optical beam based methods the resolution is much better so a single failing contact of e.g. 70 nm technology can clearly be identified which cannot be done by TIVA or OBIRCH.

Author(s):  
R. Rosenkranz ◽  
S. Döring ◽  
W. Werner ◽  
L. Bartholomäus ◽  
S. Eckl

Abstract The common Passive Voltage Contrast (VC) localization method has its limits in the case of substrate contact chains. Because of leakage currents it is not possible to charge up the open part of the chain. In two case studies it is shown, how the Active Voltage Contrast (AVC) method in FIB and SEM can help to localize faults in such structures.


Author(s):  
Fred Y. Chang ◽  
Victer Chan

Abstract This paper describes a novel de-process flow by combining cobalt silicide / nitride wet etch with KOH electrochemical wet etch (ECW) to identify leaky gate in silicided deep sub-micron process technology. Traditionally, leaky gate identification requires direct confirmation by gate level electrical or emission detection technique. Ohtani [1] used KOH electrochemical etch application to identify nonsilicided leaky gate capacitor in DRAM without using the above confirmation. The result of the case study demonstrates the expanded application of ECW etch to both silicided 0.18um logic and SRAM devices. Voltage contrast at metal 1 to assist leaky gate localization is also proposed. By combining both techniques, the possibility for isolating gate related defects are greatly enhanced. Case studies also show the advantages of the proposed technique over conventional poly level voltage contrast in leaky gate identification especially with devices that use local interconnect and nitride liner process.


Author(s):  
Natsuko Asano ◽  
Shunsuke Asahina ◽  
Natasha Erdman

Abstract Voltage contrast (VC) observation using a scanning electron microscope (SEM) or a focused ion beam (FIB) is a common failure analysis technique for semiconductor devices.[1] The VC information allows understanding of failure localization issues. In general, VC images are acquired using secondary electrons (SEs) from a sample surface at an acceleration voltage of 0.8–2.0 kV in SEM. In this study, we aimed to find an optimized electron energy range for VC acquisition using Auger electron spectroscopy (AES) for quantitative understanding.


Author(s):  
J.G. van Hassel ◽  
Xiao-Mei Zhang

Abstract Failures induced in the silicon substrate by process marginalities or process mistakes need continuous attention in new as well as established technologies. Several case studies showing implant related defects and dislocations in silicon will be discussed. Depending on the electrical characteristics of the failure the localization method has to be chosen. The emphasis of the discussion will be on the importance of the right choice for further physical de-processing to reveal the defect. This paper focuses on the localization method, the de- processing technique and the use of Wright etch for subsequent TEM preparation.


1992 ◽  
Vol 31 (Part 1, No. 12B) ◽  
pp. 4525-4530 ◽  
Author(s):  
Kiyoshi Nikawa ◽  
Toyokazu Nakamura ◽  
Yasuko Hanagama ◽  
Tohru Tsujide ◽  
Kenji Morohashi ◽  
...  

Author(s):  
H. S. Wang ◽  
J. H. Chou ◽  
H. C. Hung ◽  
H. H. Lui ◽  
W. H. Yang ◽  
...  

Abstract This paper will demonstrate a new copper (Cu) electroplating technique [1] for accurately isolating high resistance fault locations with resistance below K-order ohms. This phenomenon is achieved by having different electric field intensity leading to different copper deposition rate on the sample surface. From experiments, the interface between the thicker electroplated and thinner electroplated copper layer on the sample surface accurately indicates the high resistance fault location. Also, Optical Microscope (OM) and Focused Ion Beam (FIB) are used to inspect the localized fault site of the electroplated sample. Furthermore, this technique, Electro-Plating Localization Method (EPLM), can process several samples or the entire wafer at the same time. In addition, this technique can be applied in the fully open cases of test vehicles with logical circuit as voltage contrast localization method.


2021 ◽  
Author(s):  
Yiqiang Ni ◽  
Xuanlong Chen ◽  
Enliang Li ◽  
Linting Zheng ◽  
Liang He ◽  
...  

2019 ◽  
Vol 435 ◽  
pp. 227-231 ◽  
Author(s):  
Hoi Chun Chiu ◽  
Zhuohui Zeng ◽  
Luwei Zhao ◽  
Teng Zhao ◽  
Shengwang Du ◽  
...  

Sign in / Sign up

Export Citation Format

Share Document