scholarly journals Fully‐integrated high‐speed IM for improving high‐power marine engines

2018 ◽  
Vol 13 (2) ◽  
pp. 148-153 ◽  
Author(s):  
David Gerada ◽  
Zeyuan Xu ◽  
Xuzhen Huang ◽  
Chris Gerada
2020 ◽  
Vol 64 (1-4) ◽  
pp. 959-967
Author(s):  
Se-Yeong Kim ◽  
Tae-Woo Lee ◽  
Yon-Do Chun ◽  
Do-Kwan Hong

In this study, we propose a non-contact 80 kW, 60,000 rpm coaxial magnetic gear (CMG) model for high speed and high power applications. Two models with the same power but different radial and axial sizes were optimized using response surface methodology. Both models employed a Halbach array to increase torque. Also, an edge fillet was applied to the radial magnetized permanent magnet to reduce torque ripple, and an axial gap was applied to the permanent magnet with a radial gap to reduce eddy current loss. The models were analyzed using 2-D and 3-D finite element analysis. The torque, torque ripple and eddy current loss were compared in both models according to the materials used, including Sm2Co17, NdFeBs (N42SH, N48SH). Also, the structural stability of the pole piece structure was investigated by forced vibration analysis. Critical speed results from rotordynamics analysis are also presented.


2019 ◽  
Vol 16 (41) ◽  
pp. 9-15
Author(s):  
Heinz-Gunter Bach
Keyword(s):  

Electronics ◽  
2021 ◽  
Vol 10 (16) ◽  
pp. 1873
Author(s):  
Chen Cai ◽  
Xuqiang Zheng ◽  
Yong Chen ◽  
Danyu Wu ◽  
Jian Luan ◽  
...  

This paper presents a fully integrated physical layer (PHY) transmitter (TX) suiting for multiple industrial protocols and compatible with different protocol versions. Targeting a wide operating range, the LC-based phase-locked loop (PLL) with a dual voltage-controlled oscillator (VCO) was integrated to provide the low jitter clock. Each lane with a configurable serialization scheme was adapted to adjust the data rate flexibly. To achieve high-speed data transmission, several bandwidth-extended techniques were introduced, and an optimized output driver with a 3-tap feed-forward equalizer (FFE) was proposed to accomplish high-quality data transmission and equalization. The TX prototype was fabricated in a 28-nm CMOS process, and a single-lane TX only occupied an active area of 0.048 mm2. The shared PLL and clock distribution circuits occupied an area of 0.54 mm2. The proposed PLL can support a tuning range that covers 6.2 to 16 GHz. Each lane's data rate ranged from 1.55 to 32 Gb/s, and the energy efficiency is 1.89 pJ/bit/lane at a 32-Gb/s data rate and can tune an equalization up to 10 dB.


2021 ◽  
Vol 11 (4) ◽  
pp. 1887
Author(s):  
Markus Scherrer ◽  
Noelia Vico Triviño ◽  
Svenja Mauthe ◽  
Preksha Tiwari ◽  
Heinz Schmid ◽  
...  

It is a long-standing goal to leverage silicon photonics through the combination of a low-cost advanced silicon platform with III-V-based active gain material. The monolithic integration of the III-V material is ultimately desirable for scalable integrated circuits but inherently challenging due to the large lattice and thermal mismatch with Si. Here, we briefly review different approaches to monolithic III-V integration while focusing on discussing the results achieved using an integration technique called template-assisted selective epitaxy (TASE), which provides some unique opportunities compared to existing state-of-the-art approaches. This method relies on the selective replacement of a prepatterned silicon structure with III-V material and thereby achieves the self-aligned in-plane monolithic integration of III-Vs on silicon. In our group, we have realized several embodiments of TASE for different applications; here, we will focus specifically on in-plane integrated photonic structures due to the ease with which these can be coupled to SOI waveguides and the inherent in-plane doping orientation, which is beneficial to waveguide-coupled architectures. In particular, we will discuss light emitters based on hybrid III-V/Si photonic crystal structures and high-speed InGaAs detectors, both covering the entire telecom wavelength spectral range. This opens a new path towards the realization of fully integrated, densely packed, and scalable photonic integrated circuits.


1998 ◽  
Vol 33 (9) ◽  
pp. 1411-1416 ◽  
Author(s):  
M. Meghelli ◽  
M. Bouche ◽  
A. Konczykowska

2013 ◽  
Author(s):  
Rajesh S. Patel ◽  
James M. Bovatsek
Keyword(s):  

Sign in / Sign up

Export Citation Format

Share Document