A transmission gate flip-flop based on dual-threshold CMOS techniques

One of the paramount issues in the field of VLSI design is the rapid increase in power consumption. Therefore, it is necessary to develop power-efficient circuits. Here, three new simple architectures are presented for a Dynamic Double Edge Triggered Flip-flop named as Transistor Count Reduction Flip-flop, S-TCRFF (Series Stacking in TCRFF) and FST in TCRFF (Forced Stacking of Transistor in TCRFF). The first one features a dynamic design comprising of transmission gate in which total transistor count has greatly reduced without affecting the logic, thereby attaining better power and speed performance. For the reduction of static power, two types of stacking called series and forced transistor stacking are applied. The circuits are simulated using Cadence Virtuoso in 45[Formula: see text]nm CMOS technology with a power supply of 1[Formula: see text]V at 500[Formula: see text]MHz when input switching activity is 25%. The simulated results indicated that the new designs (TCRFF, S-TCRFF and FST in TCRFF) excelled in different circuit performance indices like Power-Delay-Product (PDP), Energy-Delay-Product (EDP), average and leakage power with less layout area compared with the performance of nine recently proposed FF designs. The improvement in PDPdq value was up to 89.2% (TCRFF), 89.9% (S-TCRFF) and 90.3% (FST in TCRFF) with conventional transmission gate FF (TGFF).

Download Full-text

Comparison of Radiation Hardness of Stacked Transmission-Gate Flip Flop and Stacked Tristate-Inverter Flip Flop in a 65 nm Thin BOX FDSOI Process

2019 IEEE 25th International Symposium on On-Line Testing and Robust System Design (IOLTS) ◽

10.1109/iolts.2019.8854436 ◽

2019 ◽

Author(s):

Mitsunori Ebara ◽

Kodai Yamada ◽

Jun Furuta ◽

Kazutoshi Kobayashi

Keyword(s):

Radiation Hardness ◽

Flip Flop ◽

Transmission Gate

Download Full-text

BiCMOS Flip-Flop Design Based on NPN-NPN Feedback Driver Circuits

Advanced Materials Research ◽

10.4028/www.scientific.net/amr.712-715.1826 ◽

2013 ◽

Vol 712-715 ◽

pp. 1826-1829

Author(s):

Mao Qun Yao ◽

Li Bin Zhang ◽

Han Neng Ye

Keyword(s):

General Structure ◽

Sequential Circuits ◽

Logical Function ◽

Flip Flop ◽

Transmission Gate ◽

Driver Circuit ◽

Hspice Simulation

based on the analyzing the characteristic of BiCMOS circuits and theory of transmission voltage-switches, we proposed a general structure of binary BiCMOS circuit based on NPN-NPN feedback driver circuit. Then we designed binary BiCMOS master-slave JK flip-flop circuit and transmission gate D flip-flop circuit base on the general structure of NPN-NPN feedback driver circuit. With using HSPICE simulation, the results show that the circuits have the correct logical function. The proposed driver circuits can be used in the design of BiCMOS sequential circuits.

Download Full-text

A Modified Implementation of Tristate Inverter Based Static Master-Slave Flip-Flop with Improved Power-Delay-Area Product

The Scientific World JOURNAL ◽

10.1155/2014/453675 ◽

2014 ◽

Vol 2014 ◽

pp. 1-14 ◽

Cited By ~ 3

Author(s):

Kunwar Singh ◽

Satish Chandra Tiwari ◽

Maneesha Gupta

Keyword(s):

Low Power ◽

Transient Response ◽

High Performance ◽

Cmos Technology ◽

Flip Flop ◽

Parasitic Extraction ◽

Transmission Gate ◽

Modern Process ◽

Capacitive Load ◽

Area Product

The paper introduces novel architectures for implementation of fully static master-slave flip-flops for low power, high performance, and high density. Based on the proposed structure, traditional C2MOS latch (tristate inverter/clocked inverter) based flip-flop is implemented with fewer transistors. The modified C2MOS based flip-flop designs mC2MOSff1 and mC2MOSff2 are realized using only sixteen transistors each while the number of clocked transistors is also reduced in case of mC2MOSff1. Postlayout simulations indicate that mC2MOSff1 flip-flop shows 12.4% improvement in PDAP (power-delay-area product) when compared with transmission gate flip-flop (TGFF) at 16X capacitive load which is considered to be the best design alternative among the conventional master-slave flip-flops. To validate the correct behaviour of the proposed design, an eight bit asynchronous counter is designed to layout level. LVS and parasitic extraction were carried out on Calibre, whereas layouts were implemented using IC station (Mentor Graphics). HSPICE simulations were used to characterize the transient response of the flip-flop designs in a 180 nm/1.8 V CMOS technology. Simulations were also performed at 130 nm, 90 nm, and 65 nm to reveal the scalability of both the designs at modern process nodes.

Download Full-text

Low power conditional pulse control with Transmission Gate Flip-Flop

International Conference on Computing, Communication & Automation ◽

10.1109/ccaa.2015.7148589 ◽

2015 ◽

Cited By ~ 1

Author(s):

Deepak Berwal ◽

Ashish Kumar ◽

Yogendera Kumar

Keyword(s):

Low Power ◽

Pulse Control ◽

Flip Flop ◽

Transmission Gate

Download Full-text

Biophysics (and sociology) of ceramides.

Biochemical Society Symposium ◽

10.1042/bss0720177 ◽

2005 ◽

Vol 72 ◽

pp. 177-188 ◽

Cited By ~ 28

Author(s):

Félix M. Goñi ◽

F-Xabier Contreras ◽

L-Ruth Montes ◽

Jesús Sot ◽

Alicia Alonso

Keyword(s):

Cell Biology ◽

Positive Curvature ◽

Acyl Chain ◽

Cell Signalling ◽

Hexagonal Structure ◽

Lipid Monolayer ◽

Flip Flop ◽

Long Chain ◽

Bilayer Permeability

In the past decade, the long-neglected ceramides (N-acylsphingosines) have become one of the most attractive lipid molecules in molecular cell biology, because of their involvement in essential structures (stratum corneum) and processes (cell signalling). Most natural ceramides have a long (16-24 C atoms) N-acyl chain, but short N-acyl chain ceramides (two to six C atoms) also exist in Nature, apart from being extensively used in experimentation, because they can be dispersed easily in water. Long-chain ceramides are among the most hydrophobic molecules in Nature, they are totally insoluble in water and they hardly mix with phospholipids in membranes, giving rise to ceramide-enriched domains. In situ enzymic generation, or external addition, of long-chain ceramides in membranes has at least three important effects: (i) the lipid monolayer tendency to adopt a negative curvature, e.g. through a transition to an inverted hexagonal structure, is increased, (ii) bilayer permeability to aqueous solutes is notoriously enhanced, and (iii) transbilayer (flip-flop) lipid motion is promoted. Short-chain ceramides mix much better with phospholipids, promote a positive curvature in lipid monolayers, and their capacities to increase bilayer permeability or transbilayer motion are very low or non-existent.

Download Full-text