A gate-level leakage power reduction method for ultra-low-power CMOS circuits
Keyword(s):
2011 ◽
Vol 2011
(HITEN)
◽
pp. 000243-000250
◽
Keyword(s):
2013 ◽
Vol 44
(12)
◽
pp. 1145-1153
◽
Keyword(s):
Keyword(s):
Keyword(s):