Precise Defect Localization of Scan Logic Failures by Thermal Laser Stimulation (TLS)

2004 ◽  
Author(s):  
Zhongling Qian ◽  
Christof Brillert ◽  
Christian Burmer ◽  
Peter Egger
Keyword(s):  
Fault Diagnosis ◽  
Analysis Time ◽  
Scan Design ◽  
Additional Method ◽  
Localization Accuracy ◽  
Laser Stimulation ◽  
Defect Localization

Abstract Scan design in modern advanced ICs has enabled the software-based fault diagnosis. It is a powerful tool for localization of defects. However, according to fault diagnosis, there are sometimes many defect candidates and each defect candidate can have many equivalent nets. These nets may be distributed widely, even over the whole chip. Therefore, an additional method of precise defect localization is needed as a complement. In this paper, the TLS method (Thermal Laser Stimulation) is utilized with a simplified setup for this purpose. It shows that the correlation between TLS inspection and scan diagnosis significantly saves analysis time due to the improvement of localization accuracy of the corresponding physical defect.

Case Study: Combined Dynamic Laser Stimulation and Static Emission Microscopy Techniques Applied to Scan Test Failure on Mixed Mode Device

2012 ◽  
Author(s):  
Magdalena Sienkiewicz ◽  
Philippe Rousseille
Keyword(s):  
Mixed Mode ◽  
Laser Stimulation ◽  
Scan Test ◽  
Silicon Bulk ◽  
Defect Localization ◽  
Emission Microscopy ◽  
Microscopy Techniques ◽  
Test Failure

Abstract This paper presents a case study on scan test reject in a mixed mode IC. It focuses on the smart use of combined mature FA techniques, such as Soft Defect Localization (SDL) and emission microscopy (EMMI), to localize a random scan test anomaly at the silicon bulk level.

Timing Sensitivity Analysis of Logical Nodes in Scan Design Integrated Circuits by Pulsed Diode Laser Stimulation

2008 ◽  
Author(s):  
T. Kiyan ◽  
C. Boit ◽  
C. Brillert
Keyword(s):  
Laser Pulse ◽  
Integrated Circuits ◽  
Continuous Wave ◽  
Fault Injection ◽  
Scan Design ◽  
Flip Flop ◽  
Laser Stimulation ◽  
Scan Chain ◽  
P Type ◽  
Scan Pattern

Abstract In this paper, a methodology based upon laser stimulation and a comparison of continuous wave and pulsed laser operation will be presented that localizes the fault relevant sites in a fully functional scan chain cell. The technique uses a laser incident from the backside to inject soft faults into internal nodes of a master-slave scan flip-flop in consequence of localized photocurrent. Depending on the illuminated type of the transistors (n- or p-type), injection of a logic ‘0’ or ‘1’ into the master or the slave stage of a flip-flop takes place. The laser pulse is externally triggered and can easily be shifted to various time slots in reference to clock and scan pattern. This feature of the laser diode allows triggering the laser pulse on the rising or the falling edge of the clock. Therefore, it is possible to choose the stage of the flip-flop in which the fault injection should occur. It is also demonstrated that the technique is able to identify the most sensitive signal condition for fault injection with a better time resolution than the pulse width of the laser, a significant improvement for failure analysis of integrated circuits.

Dynamic Laser Delay Variation Mapping (DVM) Implementations and Applications

2005 ◽  
Author(s):  
Kevin Sanchez ◽  
Romain Desplats ◽  
Philippe Perdu ◽  
Felix Beaudoin ◽  
Sylvain Dudit ◽  
...  
Keyword(s):  
Integrated Circuit ◽  
Functional Tests ◽  
Laser Stimulation ◽  
Application Field ◽  
Defect Localization ◽  
Delay Variation

Abstract In this paper we report on the application field of Dynamic Laser Stimulation (DLS) techniques to Integrated Circuit (IC) analysis. The effects of thermal and photoelectric laser stimulation on ICs are presented. Implementations, practical considerations and applications are presented for techniques based on functional tests like Soft Defect Localization (SDL) and Laser Assisted Device Alteration (LADA). A new methodology, Delay Variation Mapping (DVM), will also be presented and discussed.

scholarly journals Preliminary Study on the Model of Thermal Laser Stimulation for Defect Localization in Integrated Circuits

2020 ◽  
Vol 10 (23) ◽  
pp. 8576
Author(s):  
Han Yang ◽  
Rui Chen ◽  
Jianwei Han ◽  
Yanan Liang ◽  
Yingqi Ma ◽  
...  
Keyword(s):  
Integrated Circuits ◽  
Induced Resistance ◽  
Seebeck Effect ◽  
Comprehensive Model ◽  
Induced Voltage ◽  
Efficient Technology ◽  
Resistance Change ◽  
Scanning Velocity ◽  
Laser Stimulation ◽  
Defect Localization

Thermal Laser Stimulation (TLS) is an efficient technology for integrated circuit defect localization in Failure Analysis (FA) laboratories. It contains Optical Beam-Induced Resistance Change (OBIRCH), Thermally-Induced Voltage Alteration (TIVA), and Seebeck Effect Imaging (SEI). These techniques respectively use the principle of laser-induced resistance change and the Seebeck effect. In this paper, a comprehensive model of TLS technology is proposed. Firstly, the model presents an analytical expression of the temperature variation in Integrated Circuits (IC) after laser irradiation, which quantificationally shows the positive correlation with laser power and the negative correlation with scanning velocity. Secondly, the model describes the opposite influence of laser-induced resistance change and the Seebeck effect in the device. Finally, the relationship between the current variation measured in the experiment and other parameters, especially the voltage bias, is well explained by the model. The comprehensive model provides theoretical guidance for the efficient and accurate defect localization of TLS technology.

Fault Localization Improvement through an Intra-Cell Diagnosis Approach

2012 ◽  
Author(s):  
Zhenzhou Sun ◽  
Alberto Bosio ◽  
Luigi Dilillo ◽  
Patrick Girard ◽  
Aida Todri ◽  
...  
Keyword(s):  
Failure Analysis ◽  
Critical Path ◽  
Experimental Results ◽  
Precise Localization ◽  
Localization Accuracy ◽  
Root Cause ◽  
Path Tracing ◽  
Critical Path Tracing ◽  
Defect Localization ◽  
Diagnosis Approach

Abstract Logic diagnosis is the process of isolating the source of observed errors in a defective circuit, so that a physical failure analysis can be performed to determine the root cause of such errors. In this paper, we propose a new “Effect-Cause” based intra-cell diagnosis approach to improve the defect localization accuracy. The proposed approach is based on the Critical Path Tracing (CPT) here applied at transistor level. It leads to a precise localization of the root cause of observed errors. Experimental results show the efficiency of our approach.

Improving Fault Isolation Using Iterative Diagnosis

2008 ◽  
Author(s):  
Kevin Gearhardt ◽  
Chris Schuermyer ◽  
Ruifeng Guo
Keyword(s):  
Fault Diagnosis ◽  
Failure Analysis ◽  
Test Generation ◽  
Pattern Generation ◽  
Fault Isolation ◽  
Isolation Techniques ◽  
Defect Localization

Abstract This paper presents an iterative diagnosis test generation framework to improve logic fault diagnosis resolution. Industrial examples are presented in this paper on how additional targeted pattern generation can be used to improve defect localization before physical failure analysis of a die. This enables failure analysts to be more effective by reducing the dependence on the more expensive physical fault isolation techniques.

Probeless FA Approach: A Breakthrough Simulation Based Failure Analysis Method

2002 ◽  
Author(s):  
ChoonHou Lock ◽  
YikChoong Wong ◽  
KahHee Siek
Keyword(s):  
Failure Analysis ◽  
Success Rate ◽  
Analysis Time ◽  
Analysis Method ◽  
Signal Value ◽  
Simulation Based ◽  
Defect Localization ◽  
Internal Signal

Abstract A breakthrough approach was developed in which failure analysis (FA) of advanced microprocessor was carried out without the use of defect localization equipment. This technique enables the reading of internal signal value without the use of any physical probing method. This method demonstrates the same FA capability with higher success rate and shorter analysis time.

Laser Beam Based ESD Defect Localization in ICs

2002 ◽  
Author(s):  
Félix Beaudoin ◽  
Philippe Perdu ◽  
Romain Desplats ◽  
Emmanuel Doche ◽  
Alain Wislez ◽  
...  
Keyword(s):  
Integrated Circuits ◽  
Laser Beam ◽  
Low Voltage ◽  
Crystalline Silicon ◽  
Physical Analysis ◽  
Molten Silicon ◽  
Laser Stimulation ◽  
Current Consumption ◽  
Defect Localization ◽  
Stimulation Technique

Abstract The application of laser beam based techniques for ESD defect localization in silicon and gallium arsenide integrated circuits is studied. The Thermal Laser Stimulation technique (OBIRCH, TIVA) is shown to precisely localize electrostatic discharge (ESD) defects under low voltage and current consumption, thus avoiding device or defect degradation upon testing. It is also shown that nonbiased Thermal Laser Stimulation (SEI) tests can localize ESD defects in the silicon substrate. Physical analysis revealed that a thermocouple composed of molten silicon with crystalline silicon generated a Seebeck voltage sufficiently large to be detected. Finally, the pulsed Optical Beam Induced Current technique (OBIC) under no bias condition was evaluated and compared to both biased and nonbiased Thermal Laser Stimulation techniques. It proved to be complementary as it offers a different insight into the ESD induced degradation.

Sign in / Sign up

Export Citation Format

Share Document