scholarly journals Tan-Sun Transformation-Based Phase-Locked Loop in Detection of the Grid Synchronous Signals under Distorted Grid Conditions

Electronics ◽  
2020 ◽  
Vol 9 (4) ◽  
pp. 674
Author(s):  
Guangjun Tan ◽  
Chunan Zong ◽  
Xiaofeng Sun
Keyword(s):  
Response Speed ◽  
Phase Locked Loop ◽  
Pass Filter ◽  
Low Pass Filter ◽  
Estimated Parameters ◽  
Distorted Grid ◽  
Three Phase ◽  
Low Pass ◽  
Clarke Transformation ◽  
System Order

When three-phase voltages are polluted with unbalance, DC offsets, or higher harmonics, it is a challenge to quickly detect their parameters such as phases, frequency, and amplitudes. This paper proposes a phase-locked loop (PLL) for the three-phase non-ideal voltages based on the decoupling network composed of two submodules. One submodule is used to detect the parameters of the fundamental and direct-current voltages based on Tan-Sun transformation, and the other is used to detect the parameters of the higher-harmonic voltages based on Clarke transformation. By selecting the proper decoupling vector by mapping Hilbert space to Euclidean space, the decoupling control for each estimated parameter can be realized. The settling time of the control law can be set the same for each estimated parameter to further improve the response speed of the whole PLL system. The system order equals the number of the estimated parameters in each submodule except that a low-pass filter is required to estimate the average amplitude of the fundamental voltages, so the whole PLL structure is very simple. The simulation and experimental results are provided in the end to validate the effectiveness of the proposed PLL technique in terms of the steady and transient performance.

Detection for Rective Current Based on the Instantaneous Reactive Power Theory

2012 ◽  
Vol 433-440 ◽  
pp. 6565-6571
Author(s):  
Xiao Cui Lei ◽  
Guang Zeng ◽  
Jing Gang Zhang
Keyword(s):  
Single Phase ◽  
Reactive Power ◽  
Phase Locked Loop ◽  
Pass Filter ◽  
Low Pass Filter ◽  
Power Theory ◽  
Instantaneous Reactive Power Theory ◽  
Three Phase ◽  
Reactive Current ◽  
Low Pass

Three-phase circuit instantaneous reactive power theory has received a successful application in detecting harmonic and reactive current timely, the ip-iq and d-q method of first proposed require the phase-locked loop and low-pass filter. The paper make corresponding improvement on the basis of the method based on amplitude integration which only can detect fundamental current , propose a method which can detect the active and reactive current, and the method based on amplitude integration can detect fundamental current of single-phase circuit directly, and simulation. The simulation results show that the method can detect the harmonic and reactive current accurately and timely, and is suitable for various circumstances that three-phase power supply distortion and asymmetry and so on, and when only detecting the harmonic current, it does not require the phase-locked loop and low-pass filter, while detecting the harmonic and reactive current, increases the phase-locked loop; when the method based on amplitude integration is directly used to detect single-phase fundamental current, the phase-locked loop and low-pass filter are not required. The paper deduces the theory of the method and researches on simulation analysis.

scholarly journals Improvement of DSOGI PLL Synchronization Algorithm with Filter on Three-Phase Grid-connected Photovoltaic System

2018 ◽  
Vol 18 (1) ◽  
pp. 35 ◽  
Author(s):  
Rofiatul Izah ◽  
Subiyanto Subiyanto ◽  
Dhidik Prastiyanto
Keyword(s):  
Reference Frame ◽  
Frequency Estimation ◽  
Photovoltaic System ◽  
Positive Sequence ◽  
Pv System ◽  
Pass Filter ◽  
Low Pass Filter ◽  
Synchronous Reference Frame ◽  
Three Phase ◽  
Low Pass

Synchronous Reference Frame Phase Locked Loop (SRF PLL) has been widely used for synchronization three-phase grid-connected photovoltaic (PV) system. On the grid fault, SRF PLL distorted by negative sequence component and grid harmonic that caused an error in estimating parameter because of ripple and oscillation. This work combined SRF PLL with Dual Second Order Generalized Integrator (DSOGI) and filter to minimize ripple and minimize oscillation in the phase estimation and frequency estimation. DSOGI was used for filtering and obtaining the 90o shifted versions from the vαβ signals. These signals (vαβ) were generated from three phase grid voltage signal using Clarke transform. The vαβ signal was the inputs to the positive-sequence calculator (PSC). The positive-sequence vαβ was transformed to the dq synchronous reference frame and became an input to SRF-PLL to create the estimation frequency. This estimation frequency from SRF PLL was filtered by the low-pass filter to decrease grid harmonic. Moreover, the output of low-pass filter was a frequency adaptive. The performance of DSOGI PLL with filter is compared with DSOGI PLL, SRF PLL, and IEEE standard 1547(TM)-2003. The improvement of DSOGI PLL with filter gave better performances than DSOGI PLL and SRF PLLbecause it minimized ripples and oscillations in the phase and frequency estimations.

Adaptive Low-Pass Filter Based DC Offset Removal Technique for Three-Phase PLLs

2018 ◽  
Vol 65 (11) ◽  
pp. 9025-9029 ◽  
Author(s):  
Parag Kanjiya ◽  
Vinod Khadkikar ◽  
Mohamed Shawky El Moursi
Keyword(s):  
Pass Filter ◽  
Low Pass Filter ◽  
Dc Offset ◽  
Three Phase ◽  
Low Pass ◽  
Removal Technique

Comparison and Analysis on Two Improved Detecting Methods for Harmonics without PLL in Single-Phase Circuit

2011 ◽  
Vol 130-134 ◽  
pp. 3928-3932
Author(s):  
Ju Xia Ding ◽  
Xiu Feng Zhang ◽  
Hua Jun Zhang
Keyword(s):  
Single Phase ◽  
Continuous Process ◽  
Response Speed ◽  
Theoretical Method ◽  
Phase Lock Loop ◽  
Pass Filter ◽  
Low Pass Filter ◽  
Low Pass ◽  
Average Theory ◽  
Detecting Method

In order to reduce the error of the phase lock-loop (PLL) and compensate the delay of the low pass filter on harmonics detection, In the paper, a detecting-method without PLL in single-phase circuit is researched. In this method, the PLL and LPF are omitted, the feedback and average theory are used, so that the problem of detecting accuracy induced by PLL and real-time induced by LPF is solved. It is testified through comparison, analysis and simulation, that both methods can reduce the latency, improve dynamic response speed, the feedback method can reduce the delay in a dynamic, continuous process, while the average theoretical method can reduce the delay quantitatively.

The Analysis and Design of Three-Phase Static Inverter Deadband Effect and Harmonic Suppression

2013 ◽  
Vol 575-576 ◽  
pp. 293-296
Author(s):  
Qun Min Yan
Keyword(s):  
Control Method ◽  
Design Method ◽  
Harmonic Suppression ◽  
Pass Filter ◽  
Low Pass Filter ◽  
Analysis And Design ◽  
Three Phase ◽  
Low Pass ◽  
Harmonic Components ◽  
Simulated Analysis

in order to solve the problem of three-phase static inverter output waveform distortion, detailed analyzed of the voltage distortion caused by the deadband effect and the resulting harmonic components. The control method is proposed to set the deadband time combining with the voltage compensation, while in order to improve the inverter output, the converter output to design a trap filter and a low pass filter cascaded filtering circuit. Simulated analysis the entire system though Saber, using the digital chip TMS320F2812 to achieve appropriate compensation strategies, simulation results and experimental results have all proved the effectiveness of the design method.

scholarly journals Improved harmonic detection method based on ip-iq theory

2021 ◽  
Vol 261 ◽  
pp. 01028
Author(s):  
Zhisen Yao ◽  
Guige Gao
Keyword(s):  
Detection Method ◽  
Phase Error ◽  
Response Speed ◽  
Detection Accuracy ◽  
Harmonic Detection ◽  
Pass Filter ◽  
Low Pass Filter ◽  
Low Pass ◽  
In Series ◽  
Filtering Effect

Based on the traditional ip-iq harmonic detection theory, the accuracy of harmonic detection is easily affected by the phase-locked loop (PLL) output phase error, and the single low-pass filter (LPF) detection accuracy and filtering effect cannot be simultaneously. In this paper, an improved harmonic detection method based on the second-order generalized integrator-frequency locked loop (SOGI-FLL) technique is proposed to generate sine and cosine signals with the same frequency as the grid voltage; The traditional low-pass filter and average filter are used in series to improve the response speed and accuracy. Through theoretical analysis of the improved harmonic detection method and simulation in MATLAB environment, the theory and simulation results prove the effectiveness of the improved method.

APPLICATION OF THE PLL CONTROL AT THE REALIZATION OF A 16-THROUGH ADC

2018 ◽  
pp. 6-12 ◽  
Author(s):  
R. V. Magerramov
Keyword(s):  
Electronic Device ◽  
Phase Locked Loop ◽  
Low Noise ◽  
Phase Detector ◽  
Modern World ◽  
Voltage Controlled Oscillator ◽  
Pass Filter ◽  
Low Pass Filter ◽  
Analog To Digital ◽  
Low Pass

This article describes the method of converting an analog signal into a digital code using a phase locked loop (PLL) circuit. The functional structure of the voltage-to-digital conversion circuit is considered. The application of the principle of phase-locked loop for controlling the duty cycle of the output signal of a phase detector when the voltage at the positive input of the operational amplifier included in the low-pass filter is investigated. In the modern world, analog-to-digital converters (ADCs) are available in almost every electronic device. The application of different ADC architectures is determined by their parameters and features by circuit and technological implementation. The phase-locked loop with a digital part (16-bit counter, storage register and data transfer interface) allows to obtain a precision analog-to-digital converter, based on a relatively simple circuit design, which has high accuracy and low noise level. Negative feedback of the PLL loop makes it possible to level the error of the passive elements of the low-pass filter (LPF) and the voltage controlled oscillator (VCO). The result of this work is an analysis of the ADC characteristics in the technological basis of 250 nm.

DC-Bus Voltage Control Strategy Based on Low-Pass Filter for Three-Phase Four-Wire APF

2013 ◽  
Vol 732-733 ◽  
pp. 1167-1170
Author(s):  
Xia Feng ◽  
Xiao Jian Zhong ◽  
Qun Wei Xu ◽  
Guo Zhu Chen
Keyword(s):  
Voltage Control ◽  
Stable Operation ◽  
Voltage Control Strategy ◽  
Signal Model ◽  
Pass Filter ◽  
Low Pass Filter ◽  
Three Phase ◽  
Low Pass ◽  
Dc Bus ◽  
Bus Voltage

The DC-bus voltage control is critical for stable operation of the three-phase four-wire Active Power Filter. DC-bus stable voltage loop and balance voltage loop are established based on the small signal model. Considering the disadvantages of the traditional PI control, second-order low-pass filter is introduced into the proposed controller. Simulation and experimental results are conducted to validate the effectiveness of the proposed strategy.

scholarly journals Higher-Order Sliding Mode Observer for Speed and Position Estimation in PMSM

2014 ◽  
Vol 2014 ◽  
pp. 1-12 ◽  
Author(s):  
Suneel K. Kommuri ◽  
Kalyana C. Veluvolu ◽  
M. Defoort ◽  
Yeng C. Soh
Keyword(s):  
Sliding Mode ◽  
Permanent Magnet Synchronous Motor ◽  
Estimation Method ◽  
Higher Order ◽  
Position Estimation ◽  
Accurate Estimation ◽  
Pass Filter ◽  
Low Pass Filter ◽  
Three Phase ◽  
Low Pass

This paper presents a speed and position estimation method for the permanent magnet synchronous motor (PMSM) based on higher-order sliding mode (HOSM) observer. The back electromotive forces (EMFs) in the PMSM are treated as unknown inputs and are estimated with the HOSM observer without the need of low-pass filter and phase compensation modules. With the estimation of back EMFs, an accurate estimation of speed and rotor position can be obtained. Further, the proposed method completely eliminates chattering. Experimental results with a 26 W three-phase PMSM demonstrate the effectiveness of the proposed method.

Sign in / Sign up

Export Citation Format

Share Document