Monitoring on Creation and Annihilation of Interface Trap Levels with NO Oxidation, Re-Oxidation and N2 Annealing with Conductance Measurements
Keyword(s):
We have determined, using the Conductance-Frequency (G-ω) Technique, the creation and annihilation process of the 3 interface trap levels (OX, OX’ and NI levels) previously reported [1-3] and their possible correlation to inversion electron trapping and mobilities. The measurements were carried out on various 4H-SiC Metal Oxide Semiconductor (MOS) capacitors that have been processed using several gate oxide processes [2,5,6]. Our analysis focus on the correlation of the interface trap levels on the process conditions so as to first understand and then control their formation.
2009 ◽
Vol 615-617
◽
pp. 557-560
◽
2017 ◽
Vol 20
(1)
◽
2014 ◽
Vol 806
◽
pp. 139-142
◽
2010 ◽
Vol 645-648
◽
pp. 515-518
◽
1991 ◽
Vol 38
(8)
◽
pp. 1883-1888
◽