Distributed Resource Allocation for Smart Matter Using Decentralized Analog Computation and Communication

1999 ◽  
Author(s):  
Chee We Ng ◽  
Warren B. Jackson ◽  
Koenraad Van Schuylenbergh ◽  
David K. Biegelsen ◽  
Tad Hogg ◽  
...  
Keyword(s):  
Analog Circuits ◽  
Hardware Implementation ◽  
Analog Circuit ◽  
Theoretical Work ◽  
Distributed Resource Allocation ◽  
Potential Control ◽  
Large Numbers ◽  
Mems Actuators ◽  
Market Allocation ◽  
Communication And Coordination

Abstract The use of analog circuits implementing market allocation for potential control and coordination of large numbers of MEMS actuators, controllers, and/or sensors is investigated. While theoretical work has shown that markets can allocate actuation or control in a robust, flexible, and distributed fashion, this paper demonstrates that analog hardware implementation of the markets is promising for actuation allocation. Like human markets, the analog circuit implementations are robust against changes in actuator function or failures. The market wire offers rapid communication and coordination among large numbers of agents.

Analog Circuit Failure Analysis Using Time-Resolved Emission

2005 ◽  
Author(s):  
B.J. Cain ◽  
G.L. Woods ◽  
A. Syed ◽  
R. Herlein ◽  
Toshihiro Nomura
Keyword(s):  
Analog Circuits ◽  
Integrated Circuit ◽  
Analog Circuit ◽  
Photon Emission ◽  
Nonlinear Process ◽  
Time Resolved ◽  
Non Invasive ◽  
Highly Nonlinear ◽  
Excellent Spatial Resolution ◽  
5 Ghz

Abstract Time-Resolved Emission (TRE) is a popular technique for non-invasive acquisition of time-domain waveforms from active nodes through the backside of an integrated circuit. [1] State-of-the art TRE systems offer high bandwidths (> 5 GHz), excellent spatial resolution (0.25um), and complete visibility of all nodes on the chip. TRE waveforms are typically used for detecting incorrect signal levels, race conditions, and/or timing faults with resolution of a few ps. However, extracting the exact voltage behavior from a TRE waveform is usually difficult because dynamic photon emission is a highly nonlinear process. This has limited the perceived utility of TRE in diagnosing analog circuits. In this paper, we demonstrate extraction of voltage waveforms in passing and failing conditions from a small-swing, differential logic circuit. The voltage waveforms obtained were crucial in corroborating a theory for some failures inside an 0.18um ASIC.

Laser Based Analysis on Analog Circuits with Feedback Loops and a Case Study

2006 ◽  
Author(s):  
Fubin Zhang ◽  
David Maxwell
Keyword(s):  
Success Rate ◽  
High Resistance ◽  
Analog Circuits ◽  
Analog Circuit ◽  
Feedback Loops ◽  
Induced Voltage ◽  
Analog Device ◽  
Analog Ic ◽  
Successful Isolation

Abstract Based on the understanding of laser based techniques’ physics theory and the topology/structure of analog circuit systems with feedback loops, the propagation of laser induced voltage/current alteration inside the analog IC is evaluated. A setup connection scheme is proposed to monitor this voltage/current alteration to achieve a better success rate in finding the fail site or defect. Finally, a case of successful isolation of a high resistance via on an analog device is presented.

Concepts for In Situ Diagnostics in Analog Microelectronic Circuits

2007 ◽  
Author(s):  
Ted Kolasa ◽  
Alfredo Mendoza
Keyword(s):  
Analog Circuits ◽  
System Architecture ◽  
Analog Circuit ◽  
Fault Localization ◽  
Diagnostic System ◽  
Diagnostic Capability ◽  
Common Signal ◽  
Diagnostic Capabilities ◽  
In Situ Diagnostics

Abstract Comprehensive in situ (designed-in) diagnostic capabilities have been incorporated into digital microelectronic systems for years, yet similar capabilities are not commonly incorporated into the design of analog microelectronics. And as feature sizes shrink and back end interconnect metallization becomes more complex, the need for effective diagnostics for analog circuits becomes ever more critical. This paper presents concepts for incorporating in situ diagnostic capability into analog circuit designs. Aspects of analog diagnostic system architecture are discussed as well as nodal measurement scenarios for common signal types. As microelectronic feature sizes continue to shrink, diagnostic capabilities such as those presented here will become essential to the process of fault localization in analog circuits.

scholarly journals A Neural Network Classifier with Multi-Valued Neurons for Analog Circuit Fault Diagnosis

Electronics ◽  
2021 ◽  
Vol 10 (3) ◽  
pp. 349
Author(s):  
Igor Aizenberg ◽  
Riccardo Belardi ◽  
Marco Bindi ◽  
Francesco Grasso ◽  
Stefano Manetti ◽  
...  
Keyword(s):  
Analog Circuits ◽  
Analog Circuit ◽  
Machine Learning Techniques ◽  
Rigorous Approach ◽  
Testability Analysis ◽  
Learning Techniques ◽  
Fabrication Tolerances ◽  
Circuit Fault Diagnosis ◽  
Faulty Component ◽  
Ambiguity Groups

In this paper, we present a new method designed to recognize single parametric faults in analog circuits. The technique follows a rigorous approach constituted by three sequential steps: calculating the testability and extracting the ambiguity groups of the circuit under test (CUT); localizing the failure and putting it in the correct fault class (FC) via multi-frequency measurements or simulations; and (optional) estimating the value of the faulty component. The fabrication tolerances of the healthy components are taken into account in every step of the procedure. The work combines machine learning techniques, used for classification and approximation, with testability analysis procedures for analog circuits.

scholarly journals Analog Circuit Design Automation Tool Using Genetic Algorithms

1970 ◽  
Vol 1 (1) ◽  
Author(s):  
Y. M. A. Khalifa ◽  
D. H. Horrocks
Keyword(s):  
Genetic Algorithms ◽  
Circuit Design ◽  
Analog Circuits ◽  
Computer Aided Design ◽  
Degrees Of Freedom ◽  
Analog Circuit ◽  
Search Space ◽  
Design Stage ◽  
Specific Frequency ◽  
Aided Design

An investigation into the application of Genetic Algorithms (GA) for the design of electronic analog circuits is presented in this paper. In this paper an investigation of the use of genetic algorithms into the problem of analog circuits design is presented. In a single design stage, circuits are produced that satisfy specific frequency response specifications using circuit structures that are unrestricted and with component values that are chosen from a set of preferred values. The extra degrees of freedom resulting from unbounded circuit structures create a huge search space. It is shown in this paper that Genetic Algorithms can be successfully used to search this space. The application chosen is a LC all pass ladder filter circuit design.Key Words: Computer-Aided Design, Analog Circuits, Artificial Intelligence.

Process voltage temperature analysis of MOS based balanced pseudo-resistors for biomedical analog circuit applications

Circuit World ◽  
2021 ◽  
Vol ahead-of-print (ahead-of-print) ◽  
Author(s):  
Kulbhushan Sharma ◽  
Anisha Pathania ◽  
Jaya Madan ◽  
Rahul Pandey ◽  
Rajnish Sharma
Keyword(s):  
Analog Circuits ◽  
Analog Circuit ◽  
Oxide Semiconductor ◽  
Cmos Process ◽  
Common Mode ◽  
Temperature Variations ◽  
Time Constants ◽  
Content Type ◽  
Common Mode Voltage ◽  
Design Techniques

Purpose Adoption of integrated MOS based pseudo-resistor (PR) structures instead of using off-chip passive poly resistors for analog circuits in complementary metal oxide semiconductor technology (CMOS) is an area-efficient way for realizing larger time constants. However, issue of common-mode voltage shifting and excess dependency on the process and temperature variations introduce nonlinearity in such structures. So there is dire need to not only closely look for the origin of the problem with the help of a thorough mathematical analysis but also suggest the most suitable PR structure for the purpose catering broadly to biomedical analog circuit applications. Design/methodology/approach In this work, incremental resistance (IR) expressions and IR range for balanced PR (BPR) structures operating in the subthreshold region have been closely analyzed for broader range of process-voltage-temperature variations. All the post-layout simulations have been obtained using BSIM3V3 device models in 0.18 µm standard CMOS process. Findings The obtained results show that the pertinent problem of common-mode voltage shifting in such PR structures is completely resolved in scaled gate linearization and bulk-driven quasi-floating gate (BDQFG) BPR structures. Among all BPR structures, BDQFG BPR remarkably shows constant IR value of 1 TΩ over −1 V to 1 V voltage swing for wider process and temperature variations. Research limitations/implications Various balanced PR design techniques reported in this work will help the research community in implementing larger time constants for analog-mixed signal circuits. Social implications The PR design techniques presented in the present piece of work is expected to be used in developing tunable and accurate biomedical prosthetics. Originality/value The BPR structures thoroughly analyzed and reported in this work may be useful in the design of analog circuits specifically for applications such as neural signal recording, cardiac electrical impedance tomography and other low-frequency biomedical applications.

scholarly journals FinFET Based Tunable Analog Circuit: Design and Analysis at 45 nm Technology

2013 ◽  
Vol 2013 ◽  
pp. 1-8 ◽  
Author(s):  
Ravindra Singh Kushwah ◽  
Shyam Akashe
Keyword(s):  
Analog Circuits ◽  
High Performance ◽  
Analog Circuit ◽  
Schmitt Trigger ◽  
Low Noise ◽  
Operational Transconductance Amplifier ◽  
Back Gate ◽  
Amplifier Circuit ◽  
Tunable Circuits ◽  
Transconductance Amplifier

We included a designing of low power tunable analog circuits built using independently driven FinFETs devices, where the controlling of the back gate provide the output on the front gate. We show that this could be an effective solution to conveniently tune the output of bulk CMOS analog circuits particularly for Schmitt trigger and operational transconductance amplifier circuits. FinFET devices can be used to increase the performance by reducing the leakage current and power dissipation, because front and back gates both are independently controlled. FinFET device has a higher controllability, resulting relatively high Ion/Ioff ratio. In this paper, we proposed a tunable analog circuit such as CMOS amplifier circuit, Schmitt trigger circuit, and operational transconductance amplifier circuit, these circuit blocks are necessary for low noise high performance ICs for analog applications. Gain, phase, group delay, and output response of analog tunable circuits have been discussed in this paper. The proposed FinFET based analog tunable circuits have been designed using Cadence Virtuoso tool at 45 nm.

Recognition and Diagnosis of the Incipient Faults in Analog Circuit Using Improved HMM

2012 ◽  
Vol 588-589 ◽  
pp. 843-846
Author(s):  
Ji Jun Zhang ◽  
Deng Wu Ma ◽  
Lin Wang
Keyword(s):  
Analog Circuits ◽  
Analog Circuit ◽  
State Transition ◽  
Transition Probability ◽  
Control Factor ◽  
Time Varying ◽  
State Transition Probability ◽  
Fault Recognition ◽  
Initial Stage ◽  
Incipient Faults

Due to the uncertainties that exist in the running of the analog circuits, the traditional hidden Markov model (HMM) approach is improved through replacing the state transition probability (STP) matrix of the traditional model by time-varying one. An updating control factor is introduced for avoiding the excess updating of the STP in the initial stage of each state. The experimental results indicate that the improved HMM has better fault recognition and diagnosis capability.

Large-Scale Analog Circuit Evolutionary Design Using a Real-Coded Scheme

2012 ◽  
Vol 220-223 ◽  
pp. 2036-2039
Author(s):  
Su Min Jiao ◽  
Cai Hong Wang ◽  
Xue Mei Wang
Keyword(s):  
Analog Circuits ◽  
Large Scale ◽  
Analog Circuit ◽  
Computing Time ◽  
Electronic System ◽  
Small Scale ◽  
Evolutionary Design ◽  
Continuous Space ◽  
Large Scale Problems ◽  
Circuit Representation

Analog circuits are of great importance in electronic system design. Recent evolutionary design results are usually small-scale analog circuits. This paper proposes a real-coded mechanism and uses it in the large-scale analog circuit evolutionary design. The proposed scheme evolves the circuit topology and size to a uniformed continuous space, in which the circuit representation is closed and of causality. Experimental results show that the proposed scheme can work successfully on many analog circuits with different kinds of characteristics. Comparing with other evolutionary methods before, the proposed scheme performs better on large-scale problems of circuit synthesis with higher search efficiency, lower computational complexity, and less computing time.

Fault Diagnosis of Analog Circuits with Tolerance Based on Simulation-before-Test and Distance Algorithm

2013 ◽  
Vol 475-476 ◽  
pp. 156-160
Author(s):  
Yong Jie Zhang ◽  
Jian Jun Hou ◽  
Liang Huang
Keyword(s):  
Fault Diagnosis ◽  
Analog Circuits ◽  
Euclidean Distance ◽  
Analog Circuit ◽  
Practical Method ◽  
Fault Dictionary ◽  
Advantages And Disadvantages ◽  
Distance Methods

Fault dictionary is the most practical method of fault diagnosis in analog circuit. Before analog circuit with tolerance is diagnosed, circuit is simulated by computer. Typical parameters of every state are used to build fault dictionary. Distance algorithm is used to calculate the similarity between current circuit and every state of fault dictionary. Analog circuit with tolerance can be diagnosed by the distance. Firstly, the method of simulation-before-test is introduced to build fault dictionary. Secondly, familiar distance algorithm is resumed, such as Euclidean distance. Finally, an example of fault diagnosis of analog circuit with tolerance is provided. In the example, simulation-before-test and distance algorithm are combined to diagnose analog circuit with tolerance. Two distance methods are compared to explain the advantages and disadvantages of the Euclidean distance algorithm.

Sign in / Sign up

Export Citation Format

Share Document