Memory window in ferroelectric PVDF copolymer gate integrated MOSFET devices for nondestructive readout memory application

2007 ◽  
Vol 997 ◽  
Author(s):  
Sang-Hyun Lim ◽  
Alok C Rastogi ◽  
Seshu B Desu

AbstractMetal-Ferroelectric-Oxide-Si (MFEOS) field effect transistor (FET) with ferroelectric polyvinylidene fluoride trifluoroethylene copolymer (PVDF-TrFE) gate for nonvolatile memory application is demonstrated. Memory window ascribed to ferroelectric polarization switching has been quantified by shift of threshold voltage are ~ 4-5V. Non saturating IDS is due to free ionic polarization field. IDS-VDS characteristics of functional FET are realized after AC poling.

Sensors ◽  
2018 ◽  
Vol 18 (11) ◽  
pp. 3735 ◽  
Author(s):  
Kęstutis Ikamas ◽  
Ignas Nevinskas ◽  
Arūnas Krotkus ◽  
Alvydas Lisauskas

We demonstrate that the rectifying field effect transistor, biased to the subthreshold regime, in a large signal regime exhibits a super-linear response to the incident terahertz (THz) power. This phenomenon can be exploited in a variety of experiments which exploit a nonlinear response, such as nonlinear autocorrelation measurements, for direct assessment of intrinsic response time using a pump-probe configuration or for indirect calibration of the oscillating voltage amplitude, which is delivered to the device. For these purposes, we employ a broadband bow-tie antenna coupled Si CMOS field-effect-transistor-based THz detector (TeraFET) in a nonlinear autocorrelation experiment performed with picoseconds-scale pulsed THz radiation. We have found that, in a wide range of gate bias (above the threshold voltage V th = 445 mV), the detected signal follows linearly to the emitted THz power. For gate bias below the threshold voltage (at 350 mV and below), the detected signal increases in a super-linear manner. A combination of these response regimes allows for performing nonlinear autocorrelation measurements with a single device and avoiding cryogenic cooling.


Micromachines ◽  
2018 ◽  
Vol 9 (11) ◽  
pp. 573 ◽  
Author(s):  
Hujun Jia ◽  
Mei Hu ◽  
Shunwei Zhu

An improved ultrahigh upper gate 4H-SiC metal semiconductor field effect transistor (IUU-MESFET) is proposed in this paper. The structure is obtained by modifying the ultrahigh upper gate height h of the ultrahigh upper gate 4H-SiC metal semiconductor field effect transistor (UU-MESFET) structure, and the h is 0.1 μm and 0.2 μm for the IUU-MESFET and UU-MESFET, respectively. Compared with the UU-MESFET, the IUU-MESFET structure has a greater threshold voltage and trans-conductance, and smaller breakdown voltage and saturation drain current, and when the ultrahigh upper gate height h is 0.1 μm, the relationship between these parameters is balanced, so as to solve the contradictory relationship that these parameters cannot be improved simultaneously. Therefore, the power added efficiency (PAE) of the IUU-MESFET structure is increased from 60.16% to 70.99% compared with the UU-MESFET, and advanced by 18%.


Author(s):  
Yousif Atalla ◽  
Yasir Hashim ◽  
Abdul Nasir Abd. Ghafar

<span>This paper studies the impact of fin width of channel on temperature and electrical characteristics of fin field-effect transistor (FinFET). The simulation tool multi-gate field effect transistor (MuGFET) has been used to examine the FinFET characteristics. Transfer characteristics with various temperatures and channel fin width (W<sub>F</sub>=5, 10, 20, 40, and 80 nm) are at first simulated in this study. The results show that the increasing of environmental temperature tends to increase threshold voltage, while the subthreshold swing (SS) and drain-induced barrier lowering (DIBL) rise with rising working temperature. Also, the threshold voltage decreases with increasing channel fin width of transistor, while the SS and DIBL increase with increasing channel fin width of transistor, at minimum channel fin width, the SS is very near to the best and ideal then its value grows and going far from the ideal value with increasing channel fin width. So, according to these conditions, the minimum value as possible of fin width is the preferable one for FinFET with better electrical characteristics.</span>


2005 ◽  
Vol 59 (10) ◽  
pp. 1165-1168 ◽  
Author(s):  
K.N. Narayanan Unni ◽  
Remi de Bettignies ◽  
Sylvie Dabos-Seignon ◽  
Jean-Michel Nunzi

Sign in / Sign up

Export Citation Format

Share Document