A 0.024-mm2 45.4-GHz-Bandwidth Unity-Gain Output Driver with SDD22<-10dB up to 35 GHz

2020 ◽  
Author(s):  
Yong Chen ◽  
Pui-In Mak ◽  
Chirn Chye Boon ◽  
Rui P. Martins
Keyword(s):  
Unity Gain ◽  
Output Driver

Designs of parasitic tolerant switched-capacitor filters using unity-gain buffers

1984 ◽  
Vol 131 (3) ◽  
pp. 103 ◽  
Author(s):  
R. Raut ◽  
B.B. Bhattacharyya
Keyword(s):  
Switched Capacitor ◽  
Unity Gain ◽  
Switched Capacitor Filters

scholarly journals A 1.93-pJ/Bit PCI Express Gen4 PHY Transmitter with On-Chip Supply Regulators in 28 nm CMOS

Electronics ◽  
2021 ◽  
Vol 10 (1) ◽  
pp. 68
Author(s):  
Woorham Bae ◽  
Sung-Yong Cho ◽  
Deog-Kyoon Jeong
Keyword(s):  
Finite Impulse Response ◽  
Cmos Process ◽  
Pci Express ◽  
Fully Integrated ◽  
Peripheral Component Interconnect ◽  
Low Power Cmos ◽  
On Chip ◽  
Output Driver ◽  
Wide Operating ◽  
28 Nm

This paper presents a fully integrated Peripheral Component Interconnect (PCI) Express (PCIe) Gen4 physical layer (PHY) transmitter. The prototype chip is fabricated in a 28 nm low-power CMOS process, and the active area of the proposed transmitter is 0.23 mm2. To enable voltage scaling across wide operating rates from 2.5 Gb/s to 16 Gb/s, two on-chip supply regulators are included in the transmitter. At the same time, the regulators maintain the output impedance of the transmitter to meet the return loss specification of the PCIe, by including replica segments of the output driver and reference resistance in the regulator loop. A three-tap finite-impulse-response (FIR) equalization is implemented and, therefore, the transmitter provides more than 9.5 dB equalization which is required in the PCIe specification. At 16 Gb/s, the prototype chip achieves energy efficiency of 1.93 pJ/bit including all the interface, bias, and built-in self-test circuits.

scholarly journals A 1.55-to-32-Gb/s Four-Lane Transmitter with 3-Tap Feed Forward Equalizer and Shared PLL in 28-nm CMOS

Electronics ◽  
2021 ◽  
Vol 10 (16) ◽  
pp. 1873
Author(s):  
Chen Cai ◽  
Xuqiang Zheng ◽  
Yong Chen ◽  
Danyu Wu ◽  
Jian Luan ◽  
...  
Keyword(s):  
Data Transmission ◽  
High Speed ◽  
Data Rate ◽  
Quality Data ◽  
Cmos Process ◽  
Voltage Controlled Oscillator ◽  
Feed Forward ◽  
Fully Integrated ◽  
Output Driver ◽  
28 Nm

This paper presents a fully integrated physical layer (PHY) transmitter (TX) suiting for multiple industrial protocols and compatible with different protocol versions. Targeting a wide operating range, the LC-based phase-locked loop (PLL) with a dual voltage-controlled oscillator (VCO) was integrated to provide the low jitter clock. Each lane with a configurable serialization scheme was adapted to adjust the data rate flexibly. To achieve high-speed data transmission, several bandwidth-extended techniques were introduced, and an optimized output driver with a 3-tap feed-forward equalizer (FFE) was proposed to accomplish high-quality data transmission and equalization. The TX prototype was fabricated in a 28-nm CMOS process, and a single-lane TX only occupied an active area of 0.048 mm2. The shared PLL and clock distribution circuits occupied an area of 0.54 mm2. The proposed PLL can support a tuning range that covers 6.2 to 16 GHz. Each lane's data rate ranged from 1.55 to 32 Gb/s, and the energy efficiency is 1.89 pJ/bit/lane at a 32-Gb/s data rate and can tune an equalization up to 10 dB.

Noise analysis and optimization of a unity gain sampler

2017 ◽  
Author(s):  
Xiao Wang ◽  
Zelin Shi ◽  
Yaohong Zhao ◽  
Jun Qiao
Keyword(s):  
Noise Analysis ◽  
Unity Gain

Current‐tunable chaotic jerk circuit based on only one unity‐gain amplifier

2014 ◽  
Vol 50 (24) ◽  
pp. 1815-1817 ◽  
Author(s):  
B. Srisuchinwong ◽  
R. Treetanakorn
Keyword(s):  
Unity Gain

Generalized gyrator implementation techniques using unity-gain cells

2001 ◽  
Vol 88 (5) ◽  
pp. 517-528 ◽  
Author(s):  
Ali Toker ◽  
Ali Zeki ◽  
Oguzhan Cicekoglu
Keyword(s):  
Implementation Techniques ◽  
Unity Gain

scholarly journals New Current-Mode Oscillators Using a Single Unity-Gain Current-Follower

1995 ◽  
Vol 18 (3) ◽  
pp. 151-157 ◽  
Author(s):  
Muhammad Taher Abuelma'atti
Keyword(s):  
Current Mode ◽  
Quadrature Oscillator ◽  
Current Follower ◽  
Unity Gain ◽  
Simulation Results

A general circuit for realizing current-mode oscillators using a single negative unity-gain current-follower is presented. Using this circuit new oscillators of this class can be discovered systematically. Simulation results obtained from three new circuits are presented. The feasibility of obtaining a quadrature oscillator is investigated.

A 25 Gbps VCSEL driving ASIC: an attempt for ultra-high-speed front-end readout applications

2022 ◽  
Vol 17 (01) ◽  
pp. C01040
Author(s):  
C. Zhao ◽  
D. Guo ◽  
Q. Chen ◽  
N. Fang ◽  
Y. Gan ◽  
...  
Keyword(s):  
High Speed ◽  
Cmos Technology ◽  
Test Results ◽  
Eye Diagram ◽  
Optical Links ◽  
Optical Module ◽  
Active Feedback ◽  
High Bandwidth ◽  
Output Driver ◽  
Very High

Abstract This paper presents the design and the test results of a 25 Gbps VCSEL driving ASIC fabricated in a 55 nm CMOS technology as an attempt for the future very high-speed optical links. The VCSEL driving ASIC is composed of an input equalizer stage, a pre-driver stage and a novel output driver stage. To achieve high bandwidth, the pre-driver stage combines the inductor-shared peaking structure and the active-feedback technique. A novel output driver stage uses the pseudo differential CML driver structure and the adjustable FFE pre-emphasis technique to improve the bandwidth. This VCSEL driver has been integrated in a customized optical module with a VCSEL array. Both the electrical function and optical performance have been fully evaluated. The output optical eye diagram has passed the eye mask test at the data rate of 25 Gbps. The peak-to-peak jitter of 25 Gbps optical eye is 19.5 ps and the RMS jitter is 2.9 ps.

Sign in / Sign up

Export Citation Format

Share Document