Targeted Silicon Ultra-Thinning by Contour Milling for Advanced Fault Isolation

2019 ◽  
Author(s):  
W. S. Teo ◽  
M.S. Wei ◽  
V. Narang ◽  
C. L. Gan ◽  
C. Richardson ◽  
...  
Keyword(s):  
Thermal Stability ◽  
Sample Preparation ◽  
Failure Analysis ◽  
Fault Isolation ◽  
Thin Sample ◽  
Electrical Failure ◽  
Contour Maps ◽  
Area Of Interest ◽  
Silicon Thickness ◽  
Thermal Stability Of

Abstract In this paper, we present methods for targeted silicon thinning by contour milling to overcome challenges associated with thinning large devices to under 5 µm remaining silicon thickness. Implementation of these techniques are expected to improve the yield of ultra-thin sample preparation and thermal stability of the device through electrical failure analysis for subsequent physical failure analysis. Using a computer numerical controlled milling system, the natural device bow is exploited to thin a specified area of interest by stage tilting before 2D milling. To target a larger area of interests, contour maps are rigged to thin an area preferentially while remaining compatible with existing workflows. Electrical testing have found improved thermal stability of the locally thinned samples over globally thinned samples.

Contact Leakage Failure Analysis by EBIC, C-AFM and Nano-probing

2019 ◽  
Author(s):  
Kuang-Tse Ho ◽  
Chien-Wei Wu ◽  
Te-Fu Chang ◽  
Chia-Hsiang Yen ◽  
Ching-Hsiang Chan
Keyword(s):  
Sample Preparation ◽  
Failure Analysis ◽  
Failure Mechanisms ◽  
Fault Isolation ◽  
Electrical Failure ◽  
Sem And Tem ◽  
Leakage Failure

Abstract This research sets up failure analysis flow to verify failure mechanisms and root causes of different kinds of contact leakage. This flow mainly uses EBIC, C-AFM and nano-probing to do fault isolation and confirm electrical failure mechanisms. Appropriate sample preparation is also mandatory for FIB, SEM and TEM inspection.

Ultra-Thinning of Silicon for Backside Fault Isolation

2019 ◽  
Author(s):  
M. J. Campin ◽  
P. Nowakowski ◽  
P. E. Fischione
Keyword(s):  
Integrated Circuits ◽  
Failure Analysis ◽  
State Of The Art ◽  
Fault Isolation ◽  
Infrared Light ◽  
Ion Milling ◽  
Electrical Failure ◽  
Analysis Techniques ◽  
Broad Beam ◽  
Silicon Thickness

Abstract The size of devices on state-of-the-art integrated circuits continues to decrease with each technology node, which drives the need to continually improve the resolution of electrical failure analysis techniques. Solid immersion lenses are commonly used in combination with infrared light to perform analysis from the backside of the device, but typically only have resolutions down to ~200 nm. Improving resolution beyond this requires the use of shorter wavelengths, which in turn requires a silicon thickness in the 2 to 5 µm range. Current ultra-thinning techniques allow consistent thinning to ~10 µm. Thinning beyond this, however, has proven challenging. In this work, we show how broad beam Ar ion milling can be used to locally thin a device’s backside silicon until the remaining silicon thickness is < 5 µm.

Thin-Die Flip Chip Physical-FA Process Flow

2002 ◽  
Author(s):  
Andrew J. Komrowski ◽  
N. S. Somcio ◽  
Daniel J. D. Sullivan ◽  
Charles R. Silvis ◽  
Luis Curiel ◽  
...  
Keyword(s):  
Sample Preparation ◽  
Failure Analysis ◽  
Flip Chip ◽  
Semiconductor Industry ◽  
Organic Substrate ◽  
Fault Isolation ◽  
Preparation Methods ◽  
Chip Technology ◽  
Isolation Test ◽  
Sample Preparation Methods

Abstract The use of flip chip technology inside component packaging, so called flip chip in package (FCIP), is an increasingly common package type in the semiconductor industry because of high pin-counts, performance and reliability. Sample preparation methods and flows which enable physical failure analysis (PFA) of FCIP are thus in demand to characterize defects in die with these package types. As interconnect metallization schemes become more dense and complex, access to the backside silicon of a functional device also becomes important for fault isolation test purposes. To address these requirements, a detailed PFA flow is described which chronicles the sample preparation methods necessary to isolate a physical defect in the die of an organic-substrate FCIP.

A Sample Preparation on Decapsulation Methodology for Effective Failure Analysis on Thin Small Leadless (TSLP) Flip Chip Package with Copper Pillar (CuP) Bump Interconnect Technology

2014 ◽  
Author(s):  
Gwee Hoon Yen ◽  
Ng Kiong Kay
Keyword(s):  
Sample Preparation ◽  
Failure Analysis ◽  
Flip Chip ◽  
Fault Localization ◽  
Cost Effective ◽  
Fault Isolation ◽  
Voltage Contrast ◽  
Interconnect Technology

Abstract Today, failure analysis involving flip chip [1] with copper pillar bump packaging technologies would be the major challenges faced by analysts. Most often, handling on the chips after destructive chemical decapsulation is extremely critical as there are several failure analysis steps to be continued such as chip level fault localization, chip micro probing for fault isolation, parallel lapping [2, 3, 4] and passive voltage contrast. Therefore, quality of sample preparation is critical. This paper discussed and demonstrated a quick, reliable and cost effective methodology to decapsulate the thin small leadless (TSLP) flip chip package with copper pillar (CuP) bump interconnect technology.

Sample Preparation Challenges In WLCSP Epoxy Underfill Coating Removal

2012 ◽  
Author(s):  
Jason H. Lagar ◽  
Rudolf A. Sia
Keyword(s):  
Sample Preparation ◽  
Failure Analysis ◽  
Vital Role ◽  
Fault Isolation ◽  
Wafer Level ◽  
Chip Scale Package ◽  
Coating Removal ◽  
Customer Returns ◽  
Preparation Techniques ◽  
Mechanical Defect

Abstract Most Wafer Level Chip Scale Package (WLCSP) units returned by customers for failure analysis are mounted on PCB modules with an epoxy underfill coating. The biggest challenge in failure analysis is the sample preparation to remove the WLCSP device from the PCB without inducing any mechanical defect. This includes the removal of the underfill material to enable further electrical verification and fault isolation analysis. This paper discusses the evaluations conducted in establishing the WLCSP demounting process and removal of the epoxy underfill coating. Combinations of different sample preparation techniques and physical failure analysis steps were evaluated. The established process enabled the electrical verification, fault isolation and further destructive analysis of WLCSP customer returns mounted on PCB and with an epoxy underfill coating material. This paper will also showcase some actual full failure analysis of WLCSP customer returns where the established process played a vital role in finding the failure mechanism.

Cross-Section Sample Preparation Method for Imaging Dopant Related Anomalies Using Scanning Probe Microscopy Techniques

2014 ◽  
Author(s):  
Swaminathan Subramanian ◽  
Khiem Ly ◽  
Tony Chrastecky
Keyword(s):  
Sample Preparation ◽  
Failure Analysis ◽  
Cross Section ◽  
Scanning Probe Microscopy ◽  
Preparation Method ◽  
Fault Isolation ◽  
Scanning Probe ◽  
Sample Preparation Method ◽  
Probe Microscopy ◽  
Section Sample

Abstract Visualization of dopant related anomalies in integrated circuits is extremely challenging. Cleaving of the die may not be possible in practical failure analysis situations that require extensive electrical fault isolation, where the failing die can be submitted of scanning probe microscopy analysis in various states such as partially depackaged die, backside thinned die, and so on. In advanced technologies, the circuit orientation in the wafer may not align with preferred crystallographic direction for cleaving the silicon or other substrates. In order to overcome these issues, a focused ion beam lift-out based approach for site-specific cross-section sample preparation is developed in this work. A directional mechanical polishing procedure to produce smooth damage-free surface for junction profiling is also implemented. Two failure analysis applications of the sample preparation method to visualize junction anomalies using scanning microwave microscopy are also discussed.

scholarly journals SCM Application and Failure Analysis Procedure for Ion-Implantation Issues in Power Devices

2021 ◽  
Author(s):  
Kuang-Tse Ho ◽  
Cheng-Che Li
Keyword(s):  
Sample Preparation ◽  
Ion Implantation ◽  
Failure Analysis ◽  
Fault Isolation ◽  
Analysis Procedure ◽  
Power Devices

Abstract This research summarizes failure analysis results about ionimplantation related issues in Si-based power devices, including diode, MOSFET and IGBT. To find out this kind of defects, sample preparation, fault isolation and SCM inspection are critical steps, which will be explained in detail in this paper.

Case Study Failure Analysis of an Ultra-High Vacuum Enclosure Made of a Silicon Chip and Borosilicate Glass for the Cold Atom Laboratory

2017 ◽  
Author(s):  
Gil Garteiz ◽  
Javeck Verdugo ◽  
David Aveline ◽  
Eric Williams ◽  
Arvid Croonquist ◽  
...  
Keyword(s):  
Sample Preparation ◽  
Failure Analysis ◽  
Failure Mechanism ◽  
Borosilicate Glass ◽  
High Vacuum ◽  
Cold Atom ◽  
Fault Isolation ◽  
Ultra High Vacuum ◽  
Liquid Bath

Abstract In this paper, a failure analysis case study on a custom-built vacuum enclosure is presented. The enclosure’s unique construction and project requirement to preserve the maximum number of units for potential future use in space necessitated a fluorocarbon liquid bath for fault isolation and meticulous sample preparation to preserve the failure mechanism during failure analysis.

Lock-in Thermography for Flip-Chip Package Failure Analysis

2012 ◽  
Author(s):  
Lihong Cao ◽  
Manasa Venkata ◽  
Jeffery Huynh ◽  
Joseph Tan ◽  
Meng-Yeow Tay ◽  
...  
Keyword(s):  
Sample Preparation ◽  
Failure Analysis ◽  
Case Studies ◽  
Flip Chip ◽  
Organic Substrate ◽  
Fault Isolation ◽  
Lock In

Abstract This paper describes the application of lock-in thermography (LIT) for flip-chip package-level failure analysis. LIT successfully detected and localized short failures related to both die/C4 bumps and package defects inside the organic substrate. The detail sample preparation to create short defects at different layers, LIT fault isolation methodology, and case studies performed with LIT are also presented in this paper.

Sample Preparation for High Numerical Aperture Solid Immersion Lens Laser Imaging

2014 ◽  
Author(s):  
M.S. Wei ◽  
H.B. Chong ◽  
S.H. Lim ◽  
C. Richardson
Keyword(s):  
Sample Preparation ◽  
Focal Length ◽  
Numerical Aperture ◽  
Fault Isolation ◽  
Numerical Control ◽  
Thickness Variation ◽  
Solid Immersion Lens ◽  
Laser Imaging ◽  
High Numerical Aperture ◽  
Silicon Thickness

Abstract High resolution laser imaging, using high numerical aperture (NA) solid immersion lens (SIL) for backside fault isolation imposes stringent sample preparation requirements; as a result of the short focal length of SIL, a die must be thinned to a targeted thickness with less than a ±5 μm silicon thickness variation across the entire die. Flip chip packaged dice suffer from warpage due to various package sizes and substrate thicknesses. Such broad spectrums of part geometries pose a great challenge to meet such silicon planarity requirements. As relaxation of the packaged silicon during polishing causes the warpage profile to change dynamically and unpredictably throughout the thinning process, it has become an added challenge to meet the stringent sample preparation requirements. To overcome the stochastic nature of this problem, a two-step polishing recipe consisting of computer numerical control (CNC) mechanical milling and polishing processes has been developed to achieve sufficient silicon thickness uniformity to enable SIL imaging across an entire silicon chip as large as approximately 20 mm x 15 mm.

Sign in / Sign up

Export Citation Format

Share Document