Electrical characterization of conductive and non-conductive barrier layers for Cu-metallization

1995 ◽  
Vol 91 (1-4) ◽  
pp. 285-290 ◽  
Author(s):  
C. Ahrens ◽  
D. Depta ◽  
F. Schitthelm ◽  
S. Wilhelm
Keyword(s):  
Electrical Characterization ◽  
Barrier Layers ◽  
Cu Metallization

Structural and Electrical Characterization of Si-Implanted TiN as a Diffusion Barrier for Cu Metallization

1995 ◽  
Vol 391 ◽  
Author(s):  
W.F. Mcarthur ◽  
K.M. Ring ◽  
K.L. Kavanagh
Keyword(s):  
Leakage Current ◽  
Diffusion Barrier ◽  
Depth Profiling ◽  
Electrical Characterization ◽  
Implantation Dose ◽  
Cu Metallization ◽  
Reverse Leakage Current ◽  
Transmission Electron ◽  
Current Voltage

AbstractThe feasibility of Si-implanted TiN as a diffusion barrier between Cu and Si was investigated. Barrier effectiveness was evaluated via reverse leakage current of Cu/TixSiyNz/Si diodes as a function of post-deposition annealing temperature and time, and was found to depend heavily on the film composition and microstructure. TiN implanted with Si28, l0keV, 5xl016ions/cm2 formed an amorphous ternary TixSiyNz layer whose performance as a barrier to Cu diffusion exceeded that of unimplanted, polycrystalline TiN. Results from current-voltage, transmission electron microscopy (TEM), and Auger depth profiling measurements will be presented. The relationship between Si-implantation dose, TixSiyNz structure and reverse leakage current of Cu/TixSiyNz/Si diodes will be discussed, along with implications as to the suitability of these structures in Cu metallization.

Electrical characterization of reactively sputtered TiN diffusion barrier layers for copper metallization

1995 ◽  
Vol 91 (1-4) ◽  
pp. 291-294 ◽  
Author(s):  
C. Kaufmann ◽  
J. Baumann ◽  
T. Gessner ◽  
T. Raschke ◽  
M. Rennau ◽  
...  
Keyword(s):  
Diffusion Barrier ◽  
Electrical Characterization ◽  
Copper Metallization ◽  
Barrier Layers ◽  
Tin Diffusion Barrier

Structural and Electrical Characterization of Shaped Beam Laser Recrystallized Polysilicon on Amorphous Substrates

1981 ◽  
Vol 4 ◽  
Author(s):  
T. J. Stultz ◽  
J. F. Gibbons
Keyword(s):  
Grain Size ◽  
Electrical Characterization ◽  
Grain Structure ◽  
Electrical Characteristics ◽  
Shaped Beam ◽  
Beam Laser ◽  
Cw Laser ◽  
Amorphous Substrates ◽  
Circular Beam

ABSTRACTStructural and electrical characterization of laser recrystallized LPCVD silicon films on amorphous substrates using a shaped cw laser beam have been performed. In comparing the results to data obtained using a circular beam, it was found that a significant increase in grain size can be achieved and that the surface morphology of the shaped beam recrystallized material was much smoother. It was also found that whereas circular beam recrystallized material has a random grain structure, shaped beam material is highly oriented with a <100> texture. Finally the electrical characteristics of the recrystallized film were very good when measured in directions parallel to the grain boundaries.

The Correlation of Adhesion Strength with Barrier Structure in Cu Metallization

2003 ◽  
Vol 766 ◽  
Author(s):  
A. Sekiguchi ◽  
J. Koike ◽  
K. Ueoka ◽  
J. Ye ◽  
H. Okamura ◽  
...  
Keyword(s):  
Thin Films ◽  
Adhesion Strength ◽  
Nitrogen Concentration ◽  
Scratch Test ◽  
Barrier Structure ◽  
Barrier Layers ◽  
Cu Metallization ◽  
Microstructure Observation ◽  
Sputter Deposited ◽  
Sulfur Containing

AbstractAdhesion strength in sputter-deposited Cu thin films on various types of barrier layers was investigated by scratch test. The barrier layers were Ta1-xNx with varied nitrogen concentration of 0, 0.2, 0.3, and 0.5. Microstructure observation by TEM indicated that each layer consists of mixed phases of β;-Ta, bcc-TaN0.1, hexagonal-TaN, and fcc-TaN, depending on the nitrogen concentration. A sulfur- containing amorphous phase was also present discontinuously at the Cu/barrier interfaces in all samples. Scratch test showed that delamination occurred at the Cu/barrier interface and that the overall adhesion strength increased with increasing the nitrogen concentration. A good correlation was found between the measured adhesion strength and the composing phases in the barrier layer.

Vapor Deposition Polymerization and Electrical Characterization of TPD Thin Films

2011 ◽  
Vol E94-C (2) ◽  
pp. 157-163 ◽  
Author(s):  
Masakazu MUROYAMA ◽  
Ayako TAJIRI ◽  
Kyoko ICHIDA ◽  
Seiji YOKOKURA ◽  
Kuniaki TANAKA ◽  
...  
Keyword(s):  
Thin Films ◽  
Vapor Deposition ◽  
Electrical Characterization

Electrical Characterization of Different Failure Modes in Sub-100 nm Devices Using Nanoprobing Technique

2009 ◽  
Author(s):  
E. Hendarto ◽  
S.L. Toh ◽  
J. Sudijono ◽  
P.K. Tan ◽  
H. Tan ◽  
...  
Keyword(s):  
Electron Microscope ◽  
Focused Ion Beam ◽  
Failure Modes ◽  
Ion Beam ◽  
Electrical Characterization ◽  
Nickel Silicide ◽  
Fault Isolation ◽  
Technology Nodes ◽  
Scanning Electron

Abstract The scanning electron microscope (SEM) based nanoprobing technique has established itself as an indispensable failure analysis (FA) technique as technology nodes continue to shrink according to Moore's Law. Although it has its share of disadvantages, SEM-based nanoprobing is often preferred because of its advantages over other FA techniques such as focused ion beam in fault isolation. This paper presents the effectiveness of the nanoprobing technique in isolating nanoscale defects in three different cases in sub-100 nm devices: soft-fail defect caused by asymmetrical nickel silicide (NiSi) formation, hard-fail defect caused by abnormal NiSi formation leading to contact-poly short, and isolation of resistive contact in a large electrical test structure. Results suggest that the SEM based nanoprobing technique is particularly useful in identifying causes of soft-fails and plays a very important role in investigating the cause of hard-fails and improving device yield.

Case Studies in Atomic Force Probe Analysis

2006 ◽  
Author(s):  
Randal Mulder ◽  
Sam Subramanian ◽  
Tony Chrastecky
Keyword(s):  
Failure Analysis ◽  
Case Studies ◽  
Light Emission ◽  
Electrical Characterization ◽  
Logic Circuits ◽  
Contrast Imaging ◽  
Atomic Force ◽  
Measuring Surface ◽  
Analysis Environment

Abstract The use of atomic force probe (AFP) analysis in the analysis of semiconductor devices is expanding from its initial purpose of solely characterizing CMOS transistors at the contact level with a parametric analyzer. Other uses found for the AFP include the full electrical characterization of failing SRAM bit cells, current contrast imaging of SOI transistors, measuring surface roughness, the probing of metallization layers to measure leakages, and use with other tools, such as light emission, to quickly localize and identify defects in logic circuits. This paper presents several case studies in regards to these activities and their results. These case studies demonstrate the versatility of the AFP. The needs and demands of the failure analysis environment have quickly expanded its use. These expanded capabilities make the AFP more valuable for the failure analysis community.

Analysis of an Anomalous CMOS Transistor Exhibiting Drain to Source Leakage—Its Model and Cause

2014 ◽  
Author(s):  
Yuk L. Tsang ◽  
Alex VanVianen ◽  
Xiang D. Wang ◽  
N. David Theodore
Keyword(s):  
Threshold Voltage ◽  
Crystalline Silicon ◽  
Electrical Characterization ◽  
Visual Defect ◽  
Scanning Capacitance Microscopy ◽  
Device Model ◽  
Graphical Simulation ◽  
Cmos Transistor

Abstract In this paper, we report a device model that has successfully described the characteristics of an anomalous CMOS NFET and led to the identification of a non-visual defect. The model was based on detailed electrical characterization of a transistor exhibiting a threshold voltage (Vt) of about 120mv lower than normal and also exhibiting source to drain leakage. Using a simple graphical simulation, we predicted that the anomalous device was a transistor in parallel with a resistor. It was proposed that the resistor was due to a counter doping defect. This was confirmed using Scanning Capacitance Microscopy (SCM). The dopant defect was shown by TEM imaging to be caused by a crystalline silicon dislocation.

Analysis of an Anomalous Transistor Exhibiting Dual-Vt Characteristics and Its Cause in a 90nm Node CMOS Technology

2012 ◽  
Author(s):  
Yuk L. Tsang ◽  
Xiang D. Wang ◽  
Reyhan Ricklefs ◽  
Jason Goertz
Keyword(s):  
Threshold Voltage ◽  
Electrical Characterization ◽  
Cmos Technology ◽  
Short Channel ◽  
Visual Defect ◽  
Subthreshold Region ◽  
Short Channel Effect ◽  
Channel Effect ◽  
Transistor Model

Abstract In this paper, we report a transistor model that has successfully led to the identification of a non visual defect. This model was based on detailed electrical characterization of a MOS NFET exhibiting a threshold voltage (Vt) of just about 40mv lower than normal. This small Vt delta was based on standard graphical extrapolation method in the usual linear Id-Vg plots. We observed, using a semilog plot, two slopes in the Id-Vg curves with Vt delta magnified significantly in the subthreshold region. The two slopes were attributed to two transistors in parallel with different Vts. We further found that one of the parallel transistors had short channel effect due to a punch-through mechanism. It was proposed and ultimately confirmed the cause was due to a dopant defect using scanning capacitance microscopy (SCM) technique.

Sign in / Sign up

Export Citation Format

Share Document