Analog Multiplier Based on Squarer Cells
Keyword(s):
In this paper, a current-mode analog multiplier circuit is proposed that utilizes MOS translinear principle. The parameters of TSMC 0.18µm technology are used to design the proposed multiplier that employs CMOS transistors operating in weak inversion region. Simulations are performed by HSPICE for the circuit to prove its great merits of; low power consumption (100µW), low supply voltage (1.6V), body effect immunity, wide input range (±100nA), bandwidth of 1 MHz, and THD of 4%.
2010 ◽
Vol 20
(6)
◽
pp. 637-641
Keyword(s):
2018 ◽
Vol 27
(09)
◽
pp. 1850141
Keyword(s):
2008 ◽
Vol 2008
◽
pp. 1-5
◽
Keyword(s):
2018 ◽
Vol 8
(3)
◽
pp. 1478
◽
Keyword(s):