scholarly journals Design and Analysis of Gate All Around Tunnel FET based Ring Oscillator Circuit

2019 ◽  
Vol 8 (2) ◽  
pp. 2415-2420
Keyword(s):  
Power Consumption ◽  
Low Power ◽  
Propagation Delay ◽  
Active Power ◽  
Vlsi Circuits ◽  
Ring Oscillator ◽  
Oscillator Circuit ◽  
Lower Power ◽  
Tunnel Fet ◽  
Simulation Results

In this work, we have designed and simulated a Gate All Around TFET (GAATFET) based 3 stage ring oscillator circuit and compared its performance with the CMOS based counterpart. The results of SPICE simulations indicate that GAATFET based ring oscillator circuit consumes 3.5 times lower power consumption in active mode than CMOS based ring oscillator. However, 0.43 ns and 0.17 ns of propagation delay is observed for GAATFET based ring oscillator and CMOS based ring oscillator circuit respectively. The obtained output waveform frequency for CMOS based ring oscillator is 2.5 times higher than the GAAATFET based ring oscillator. Further, undershoot is also investigated and it is found that the amplitude of undershoot in case of GAATFET based oscillator is roughly 6.5 times more as compared to CMOS based counterpart. The undershoot and delay observed in case of GAATFET based ring oscillator can be over-shaded by the fact that it has lower active power consumption than the CMOS based ring oscillator. Simulation results signify that GAATFET based ring oscillator can be deployed in future low power VLSI circuits and systems.

A LOW-POWER AND HIGH-SPEED D FLIP-FLOP USING A SINGLE LATCH

2002 ◽  
Vol 11 (01) ◽  
pp. 51-55
Author(s):  
ROBERT C. CHANG ◽  
L.-C. HSU ◽  
M.-C. SUN
Keyword(s):  
Power Consumption ◽  
Low Power ◽  
Power Dissipation ◽  
High Speed ◽  
Operating Frequency ◽  
Flip Flop ◽  
Lower Power ◽  
Simulation Results ◽  
Hspice Simulation

A novel low-power and high-speed D flip-flop is presented in this letter. The flip-flop consists of a single low-power latch, which is controlled by a positive narrow pulse. Hence, fewer transistors are used and lower power consumption is achieved. HSPICE simulation results show that power dissipation of the proposed D flip-flop has been reduced up to 76%. The operating frequency of the flip-flop is also greatly increased.

scholarly journals Various Nano-Scale Technologies: Lower Hardware Complexity of Alu Realizing Utilizing FS-GDI Approach IN 45nm AND 130nm

2021 ◽  
Vol 14 (1) ◽  
pp. 9-34
Author(s):  
Mohsen A. M. El-Bendary ◽  
◽  
M. Ayman ◽  
Keyword(s):  
Power Consumption ◽  
Low Power ◽  
Delay Time ◽  
Digital Circuits ◽  
Logic Gates ◽  
Propagation Delay ◽  
Hardware Complexity ◽  
Simulation Experiments ◽  
Lower Power ◽  
Full Swing

Full Swing Gate Diffusion Input (FS-GDI) approach is power effective approach for realizing the different logic gates. In this research, this approach is utilized for realizing different four ALU design using 45nm and 130nm technologies. Also, the different low power VLSI logic styles and related past works are discussed with considering the 45nm and 65nm technologies for implementing various circuits for studying the technology size impact. The performance of the proposed ALU design is evaluated through power consumption, propagation delay and number of transistors. The variation of the ALU performance due to the used 45nm and 130nm technologies has been studied. The simulation is carried out utilizing Cadence Virtuoso simulator. The simulation experiments revealed the energy of the 4-bit ALU reduced by 32% compared to CMOS-based design and area of the digital circuits reducing. Regarding the different nano technologies, 45nm technology provides lower power consumption and delay time deceasing compared to ALU unit by 130nm technology. The presented approach of low hardware complexity achieves simplicity of the required ALU hardware through reducing the number of transistors.

scholarly journals Low Power, High Speed MUX Based Area Efficient Dadda Multiplier

2021 ◽  
Author(s):  
Kalaiyarasi.D ◽  
Pritha.N ◽  
Srividhya.G ◽  
Padmapriya.D
Keyword(s):  
Power Consumption ◽  
Low Power ◽  
High Speed ◽  
Propagation Delay ◽  
Vlsi Circuits ◽  
Second Phase ◽  
Fundamental Building Block ◽  
Half Adder ◽  
Current Scenario ◽  
Three Stages

The multiplier is a fundamental building block in most digital ICs’ arithmetic units. The multiplier architecture in modern VLSI circuits must meet the main parameters of low power, high speed, and small area requirements. In this paper, a 4-bit multiplier is constructed using the Dadda algorithm with enhanced Full and Half adder blocks to achieve a smaller size, lower power consumption, and minimum propagation delay. The Dadda Algorithm-designed multiplier is used in the first phase to reduce propagation delay while adding partial products in three stages provided by AND Gates. In the second phase, each stage of the Dadda tree algorithm is built with an enhanced Full and half adders to reduce the design area, propagation delay, and power consumption while still meeting the requirements of the current scenario by using MUX logic. In an average of Conventional array Multipliers, the proposed Dadda multiplier achieved an 84.68% reduction in delay, 70.89% reduction in power, 84.68% increase in Maximum Usable Frequency (MUF), and 95.55% reduction in Energy per Samples (EPS).

scholarly journals Power Efficient Bit Lines: A Succinct Study

2021 ◽  
Vol 1714 (1) ◽  
pp. 012042
Author(s):  
J. Bhaskara Veeraveni ◽  
K. Devi Bhawani
Keyword(s):  
Power Consumption ◽  
Low Power ◽  
Power Dissipation ◽  
Vlsi Circuits ◽  
Power Circuit ◽  
Power Efficient ◽  
Lower Power ◽  
Consumption Reduction ◽  
Voltage Swing

Abstract Reducing the consumption of power in VLSI circuits is challenging. A low power circuit in multi-port memories for power consumption reduction in bit lines is presented here. In this circuit the power of wide gates used in memory bit lines is decreased by reducing the voltage swing of the pull-down network. Wide gates were simulated and the results showed 40% lower power consumption. Processors are another component where power dissipation is high. Various methods are used to decrease the power dissipation. A number of methods reduce bus transitions to limit the power dissipation.

scholarly journals Encoding Schemes for Reducing Transition Activity and Power Consumption in VLSI Interconnects-A Review

2018 ◽  
Vol 7 (3.1) ◽  
pp. 34
Author(s):  
Vithyalakshmi. N ◽  
Nagarajan P ◽  
Ashok Kumar.N ◽  
Vinoth. G.S
Keyword(s):  
Energy Dissipation ◽  
Power Consumption ◽  
Low Power ◽  
Vlsi Design ◽  
Low Power Design ◽  
System Size ◽  
Vlsi Circuits ◽  
Portable Devices ◽  
Dynamic Power ◽  
Transition Activity

Low power design is a foremost challenging issue in recent applications like mobile phones and portable devices. Advances in VLSI technology have enabled the realization of complicated circuits in single chip, reducing system size and power utilization. In low power VLSI design energy dissipation has to be more significant. So to minimize the power consumption of circuits various power components and their effects must be identified. Dynamic power is the major energy dissipation in micro power circuits. Bus transition activity is the major source of dynamic power consumption in low power VLSI circuits. The dynamic power of any complex circuits cannot be estimated by the simple calculations. Therefore this paper review different encoding schemes for reduction of transition activity and power dissipation. 

A Low-Power and Area-Efficient 64-Bit Digital Comparator

2016 ◽  
Vol 25 (12) ◽  
pp. 1650148 ◽  
Author(s):  
N. V. Vijaya Krishna Boppana ◽  
Saiyu Ren
Keyword(s):  
Power Consumption ◽  
Low Power ◽  
Resource Sharing ◽  
Portable Devices ◽  
Worst Case ◽  
Lower Power ◽  
Digital Comparator ◽  
Area Efficient

A new low-power and area-efficient radix-4 tree-based 64-bit digital comparator is presented in this paper. The proposed design with 64 XOR-XNOR (XE) blocks is custom implemented in 90[Formula: see text]nm 1.2[Formula: see text]V multi-threshold technology using Cadence-Virtuoso layout editor. The 64 bit comparator has an area of 1009[Formula: see text][Formula: see text], a worst case delay of 858[Formula: see text]ps, and a power consumption of 898[Formula: see text]uW at 1[Formula: see text]G bit/s. The two features, lower power consumption and smaller area compared to other published comparators, make the proposed design most suitable for low-power portable devices. Resource sharing is an important feature for the proposed design. The 64 XE blocks occupy approximately 60% (600[Formula: see text][Formula: see text]) of the total comparator area and contributes 54% (484[Formula: see text][Formula: see text]W) of the total worst power consumption. The 64 XE blocks can also be used to design XE based 64-bit adders, encryption devices, etc.

A CLOCK GATED SUCCESSIVE APPROXIMATION REGISTER FOR A/D CONVERSIONS

2014 ◽  
Vol 23 (02) ◽  
pp. 1450023
Author(s):  
MOHAMED O. SHAKER ◽  
MAGDY A. BAYOUMI
Keyword(s):  
Power Consumption ◽  
Low Power ◽  
Successive Approximation ◽  
Power Supply ◽  
Cmos Technology ◽  
Clock Signal ◽  
Switching Activity ◽  
Successive Approximation Register ◽  
Simulation Results ◽  
Data Switching

A novel low power clock gated successive approximation register (SAR) is proposed. The new register is based on gating the clock signal when there is no data switching activity. It operates with fewer transistors and no redundant transitions which makes it suitable for low power applications. The proposed register consisting of 8 bits has been designed up to the layout level with 1 V power supply in 90 nm CMOS technology and has been simulated using SPECTRE. Simulation results have shown that the proposed register saves up to 75% of power consumption.

Low Voltage and High Oscillation Frequency Gated Ring Oscillator Using Bootstrap Technique

2013 ◽  
Vol 596 ◽  
pp. 195-198
Author(s):  
Nobukazu Takai ◽  
Ken Murakami ◽  
Haruo Kobayashi
Keyword(s):  
Power Consumption ◽  
Low Power ◽  
High Frequency ◽  
Oscillation Frequency ◽  
Low Voltage ◽  
Ring Oscillator ◽  
Low Power Consumption ◽  
High Oscillation ◽  
High Oscillation Frequency ◽  
Boot Strap

In this paper, a high frequency ring oscillator with low power consumption is proposed.The proposed ring oscillator is based on GRO by applying boot strap technique. Simulation resultsindicate that the FoM(Power Consumption/Oscillation Frequency) of the proposed ring oscillator isless than that of the conventional ring oscillator.

Load-Balanced Low-Power Routing Algorithm Design for Wireless Sensor Networks

2014 ◽  
Vol 926-930 ◽  
pp. 3641-3644
Author(s):  
Bo He
Keyword(s):  
Wireless Sensor Networks ◽  
Sensor Networks ◽  
Power Consumption ◽  
Low Power ◽  
Routing Algorithm ◽  
Algorithm Design ◽  
Wireless Sensor ◽  
Load Factor ◽  
Simulation Results ◽  
Load Balanced

Low-power wireless sensor networks (WSNs) design involves all aspects of research in wireless sensor networks. As energy is limited in wireless sensor networks, how to effectively manage and use energy of WSNs, and how to maximize the reduction of power consumption in WSNs and extend the lifetime of WSNs become a key problem faced by wireless sensor networks. Aimed at these problems, a low-power clustering routing algorithm based on load-balanced is proposed. The algorithm introduced an energy load factor to reduce the power consumption of WSNs. The simulation results show that the low-power routing algorithm can effectively reduce power consumption of networks and extend the lifetime of networks.

Sign in / Sign up

Export Citation Format

Share Document