206 A proposal for lot assignment method in consideration of multi factor in semiconductor device manufacturing

2015 ◽  
Vol 2015 (0) ◽  
pp. 77-78
Author(s):  
Takayuki Kita ◽  
Toshiya Kaihara ◽  
Nobutada Fujii ◽  
Ichiro Namioka
2021 ◽  
Author(s):  
Kyohong Shin ◽  
Hoon Jang ◽  
Hae Joong Kim

Abstract As semiconductor device geometries continue to shrink, the semiconductor manufacturing process becomes increasingly complex. This usually results in unbalanced utilization of machines and decreases overall productivity. One way to resolve such a problem is to share the resource capacity between different lines divided by floors. To this end, designing an efficient lifter assignment method to more efficiently manage transfer requests (TRs) of wafer lots to different floors is required. Motivated by this, our study addresses the assignment of lifters for delivering wafer lots to different floors. Unlike previous studies, which consider the current state of the system, our study considers both the current and possible future states of the system. We formulate an optimization model based on the Markov decision process. Then, we design an efficient method as a solution using both clustering and tournament selection methods. Experiments based on historical data confirm the effectiveness of the proposed algorithm in reducing travel times and delivery delays compared to the benchmark rules in practice. Sensitivity analysis demonstrates the robustness of the proposed model as the number of TRs increased. The proposed approach is expected to yield significant economic savings in both operating costs and labor.


2014 ◽  
Vol 2014 (0) ◽  
pp. 35-36
Author(s):  
Takayuki Kita ◽  
Toshiya Kaihara ◽  
Nobutada Fujii ◽  
Tomomi Nonaka ◽  
Ichiro Namioka

Author(s):  
Karren L. More

Beta-SiC is an ideal candidate material for use in semiconductor device applications. Currently, monocrystalline β-SiC thin films are epitaxially grown on {100} Si substrates by chemical vapor deposition (CVD). These films, however, contain a high density of defects such as stacking faults, microtwins, and antiphase boundaries (APBs) as a result of the 20% lattice mismatch across the growth interface and an 8% difference in thermal expansion coefficients between Si and SiC. An ideal substrate material for the growth of β-SiC is α-SiC. Unfortunately, high purity, bulk α-SiC single crystals are very difficult to grow. The major source of SiC suitable for use as a substrate material is the random growth of {0001} 6H α-SiC crystals in an Acheson furnace used to make SiC grit for abrasive applications. To prepare clean, atomically smooth surfaces, the substrates are oxidized at 1473 K in flowing 02 for 1.5 h which removes ∽50 nm of the as-grown surface. The natural {0001} surface can terminate as either a Si (0001) layer or as a C (0001) layer.


Author(s):  
S.F. Corcoran

Over the past decade secondary ion mass spectrometry (SIMS) has played an increasingly important role in the characterization of electronic materials and devices. The ability of SIMS to provide part per million detection sensitivity for most elements while maintaining excellent depth resolution has made this technique indispensable in the semiconductor industry. Today SIMS is used extensively in the characterization of dopant profiles, thin film analysis, and trace analysis in bulk materials. The SIMS technique also lends itself to 2-D and 3-D imaging via either the use of stigmatic ion optics or small diameter primary beams.By far the most common application of SIMS is the determination of the depth distribution of dopants (B, As, P) intentionally introduced into semiconductor materials via ion implantation or epitaxial growth. Such measurements are critical since the dopant concentration and depth distribution can seriously affect the performance of a semiconductor device. In a typical depth profile analysis, keV ion sputtering is used to remove successive layers the sample.


Author(s):  
J.L. Batstone

The development of growth techniques such as metal organic chemical vapor deposition (MOCVD) and molecular beam epitaxy during the last fifteen years has resulted in the growth of high quality epitaxial semiconductor thin films for the semiconductor device industry. The III-V and II-VI semiconductors exhibit a wide range of fundamental band gap energies, enabling the fabrication of sophisticated optoelectronic devices such as lasers and electroluminescent displays. However, the radiative efficiency of such devices is strongly affected by the presence of optically and electrically active defects within the epitaxial layer; thus an understanding of factors influencing the defect densities is required.Extended defects such as dislocations, twins, stacking faults and grain boundaries can occur during epitaxial growth to relieve the misfit strain that builds up. Such defects can nucleate either at surfaces or thin film/substrate interfaces and the growth and nucleation events can be determined by in situ transmission electron microscopy (TEM).


Author(s):  
L. M. Gignac ◽  
K. P. Rodbell

As advanced semiconductor device features shrink, grain boundaries and interfaces become increasingly more important to the properties of thin metal films. With film thicknesses decreasing to the range of 10 nm and the corresponding features also decreasing to sub-micrometer sizes, interface and grain boundary properties become dominant. In this regime the details of the surfaces and grain boundaries dictate the interactions between film layers and the subsequent electrical properties. Therefore it is necessary to accurately characterize these materials on the proper length scale in order to first understand and then to improve the device effectiveness. In this talk we will examine the importance of microstructural characterization of thin metal films used in semiconductor devices and show how microstructure can influence the electrical performance. Specifically, we will review Co and Ti silicides for silicon contact and gate conductor applications, Ti/TiN liner films used for adhesion and diffusion barriers in chemical vapor deposited (CVD) tungsten vertical wiring (vias) and Ti/AlCu/Ti-TiN films used as planar interconnect metal lines.


Author(s):  
N. David Theodore ◽  
Juergen Foerstner ◽  
Peter Fejes

As semiconductor device dimensions shrink and packing-densities rise, issues of parasitic capacitance and circuit speed become increasingly important. The use of thin-film silicon-on-insulator (TFSOI) substrates for device fabrication is being explored in order to increase switching speeds. One version of TFSOI being explored for device fabrication is SIMOX (Silicon-separation by Implanted OXygen).A buried oxide layer is created by highdose oxygen implantation into silicon wafers followed by annealing to cause coalescence of oxide regions into a continuous layer. A thin silicon layer remains above the buried oxide (~220 nm Si after additional thinning). Device structures can now be fabricated upon this thin silicon layer.Current fabrication of metal-oxidesemiconductor field-effect transistors (MOSFETs) requires formation of a polysilicon/oxide gate between source and drain regions. Contact to the source/drain and gate regions is typically made by use of TiSi2 layers followedby Al(Cu) metal lines. TiSi2 has a relatively low contact resistance and reduces the series resistance of both source/drain as well as gate regions


1990 ◽  
Vol 29 (01) ◽  
pp. 7-12 ◽  
Author(s):  
J. Bialy ◽  
F.-J. Hans ◽  
E. Oberhausen ◽  
W.J. Peters ◽  
M. Schmitt ◽  
...  

A method is being developed which not only measures cerebral blood flow as a static quantity but also its changes with time. For that purpose a semiconductor device ascertains the proportion of intracerebral81 Rb and 81mKr activities. By opening the haemato-encephalic barrier in animal experiments a sufficient concentration of intracerebral81 Rb could be attained and the modified blood circulation after step-wise ligature of all brain arteries brought into relation to the corresponding Rb/Kr quotient. Over the range from undisturbed to completely interrupted cerebral blood flow this quotient varied up to 25% of its initial value.


Sign in / Sign up

Export Citation Format

Share Document