Analysis and Design of a Precise Voltage Buffer
2015 ◽
Vol 24
(04)
◽
pp. 1550058
◽
Keyword(s):
An open loop voltage buffer with an exact unity gain using a positive local feedback technique with a conventional source follower is proposed. Stability of the buffer is determined by evaluating the location of the poles and zeros and its linearity is studied using Volterra series expansion. The proposed buffer is laid out in 0.35-μm standard CMOS technology. Post layout simulations demonstrate that the buffer gain is close to unity with less than 0.2% error. The power consumption is 10 mw from a 3.3 V power supply and the achieved total harmonic distortion is -78 dB for a 10 MHz input frequency. Also Monte-Carlo simulations are carried out to investigate effects of random mismatches on the circuit operation.
2007 ◽
Vol 16
(04)
◽
pp. 627-639
◽
Keyword(s):
2016 ◽
Vol 25
(07)
◽
pp. 1650071
Keyword(s):
Keyword(s):
2010 ◽
Vol 5
(2)
◽
pp. 168-173
Keyword(s):
2016 ◽
Vol 25
(08)
◽
pp. 1650084
◽
Keyword(s):
2013 ◽
Vol 475-476
◽
pp. 1633-1637
Keyword(s):